


WARP FPGA Board







Rev 1.2 - June 2006








Patrick Murphy


Schematic Pages:


- 1 - Table of Contents
- 2 - Clocks
- 3 - FPGA I/O Banks 0-1 (Debug & Sysace MP I/O)
- 4 - FPGA I/O Banks 2-3 (Radios 0-1)
- 5 - FPGA I/O Banks 4-5 (SRAMs & User I/O)
- 6 - FPGA I/O Banks 6-7 (Radios 2-3)
- 7 - FPGA JTAG, Configuration & Temperature
- 8 - FPGA Multi-Gigabit Transceivers
- 9 - FPGA Power & P70-only pins
- 10 - Power Regulators
- 11 - Radio Board Headers (0-1)
- 12 - Radio Board Headers (2-3)
- 13 - SRAMs
- 14 - System ACE CF (FPGA Configuration)
- 15 - Bypass Caps
- 16 - Ethernet PHY

Rice University	
Title WARP FPGA Board	
Description Table of Contents	Rev 1.2
Date: Saturday, June 17, 2006	Sheet 1 of 17















Notes:
 MGTB_AGNND: Analog ground for bottom edge MGTS
 MGTG_AGNND: Analog ground for top edge MGTS
 MGT_2.5v: Dedicated MGT power supply
 MGT_VTR_x: MGT Rx termination voltage
 (tied to MGT_2.5v for DC coupling, 1.8v for AC)







No Connects




Overlapping, duplicate regulators to allow either SMT or TH parts







Reset Time (sec) = $C \cdot I \cdot 10^4$
 $2.2\mu F \rightarrow 26ms$ reset pulse




Power LEDs (set for approx. 10mA)



Test Points




Dedicated MGT Power Supply
 See pg. 105 of Rocket I/O User's Guide for details




Alternate dedicated MGT Power Supply
 Used for Rx termination voltage when link is AC-coupled
 See pg. 105 of Rocket I/O User's Guide for details

FPGA MGT Power


Rice University		
Title WARP FPGA Board		
Description Power Regulators		Rev 1.2
Date: Saturday, June 17, 2006	Sheet 10 of 17	




Daughtercard Slot #1




Daughtercard Slot #2







Daughtercard Slot #3




Daughtercard Slot #4







CY7C1370D-BG119
 CEN# is asynch clock enable
 CE1#/2/2# are redundant chip selects
 LBO/SLEEP shouldn't change during operation.
 Pulled low here to prevent floating during FPGA config.




CY7C1370D-BG119
 CEN# is asynch clock enable
 CE1#/2/2# are redundant chip selects




FPGA VCC_INT Bypass (56 power pins)




FPGA VCC_AUX Bypass (28 power pins)




Radio Boards Bypass




FPGA VCCO_x Bypass



Rice University		
Title WARP FPGA Board		
Description Bypass Capacitors		Rev 1.2
Date: Saturday, June 17, 2006	Sheet 15 of 17	



Digikey: 834109-ND



Digitally Controlled Impedance Reference Resistors
Every I/O bank has option of 50-ohm DCI

When using DCI, the Bitgen option "DCI Update Mode" should *not* be set to Quiet. If it is, some I/O will not function properly. See pg. 235 of the Virtex-II Pro User's Guide (DCI section of ug012.pdf) for more information

Rice University		
Title WARP FPGA Board		
Description 10/100 Ethernet PHY and DCI Resistors		Rev 1.2
Date: Saturday, June 17, 2006	Sheet 16 of 17	