

WARP: Hardware

Sid Gupta & Patrick Murphy

WARP Workshop
Rice University
March 29, 2010



warp.rice.edu





Questions From Lab I?

WARP Hardware

- WARP Hardware Components
 - FPGA Board
 - Radio Board
 - Clock Board
- FPGA Architecture
- Xilinx Platform Studio







- Processing & Storage


- External I/O

- User I/O


- Configuration

- Power

Xilinx XC2VP70 FPGA



- Extensive I/O & Logic Resources
- Embedded CPUs
- Extremely Flexible
- Powerful and Easy-to-Use Development Tools



4 MByte Onboard SRAM


- Augments FPGA's Internal RAM Resources
- Usable as Instruction and/or Data Memory
- Two ICs, Each 512K x 32

Multi-Gigabit
Transceivers



Ethernet Port


Serial Port



Daughtercard Connectors



- Provide Expanded Functionality via Custom Daughtercards
- Connect to FPGA Through General Purpose Digital I/Os
- Protocol Defined By Logic and Software Residing in FPGA
- Supports Radios, Video Cards, A/D & D/A Cards, Others



Generic 20-Pin Header

Switches, Buttons, LEDs


Compact Flash Slot




JTAG Header




USB Connector








12V DC Voltage Input






Questions?





















**RSSI A/D Converter
 AD9200**




- Dual-Band Operation : 2.4 GHz and 5 GHz
- Direct Conversion Between RF and Baseband
- 40 MHz Bandwidth Independent of Carrier Frequency

Clock Inputs


- Reference Frequency Input for Radio's Up/Down Conversion
 - May Be Supplied Externally via MMCX Connector
- 
- May Be Supplied Locally via Onboard Oscillator
 - Low-Frequency Signal is Up-Converted by Radio IC


Clock Inputs

- Reference Clock for A/D, D/A Converters
- Off-board via header or from FPGA



Questions?









Radio Reference Clock

- 20 MHz Output
- High-Precision Oscillator

External Input




Forwarding Output




Four MMCX
Daughtercard Outputs

Radio Clock




FPGA Logic Clock


- 40MHz Output
- Clocks FPGA and Radio Data



Forwarding Output




External Input



Four Twisted-Pair
Daughtercard Outputs

Logic Clock



Questions?



<http://warp.rice.edu/trac>

Hardware Platform


WARP Hardware

- WARP Hardware Components
 - FPGA Board
 - Radio Board
 - Clock Board
- **FPGA Architecture**
- **Xilinx Platform Studio**

XC2VP70 Resources




XC2VP70 Resources




- Embedded PowerPC processors
- 18-Bit by 18-Bit multipliers
- 18 Kbit block RAMs
- General purpose I/Os
- Multi-gigabit transceivers (MGTs)
- Reconfigurable user logic (Fabric)

18 Kbit Block RAMs







- Dual-ported for simultaneous reads and writes
- Simplifies construction of dual-port FIFOs
- Addressable via different aspect ratio on each port
- Coupled one-to-one with multipliers for extremely high throughput
- Operate independently and in parallel
- May be combined for increased capacity

XC2VP70 Resources



- 2 PowerPC processors
- 328 multipliers
- 328 block RAMs
- 964 general purpose I/Os
- 16 MGTs (8 on WARP FPGA board)
- 66176 4-input LUTs
- 66176 flip-flops (plus I/O registers)


Questions?



WARP Hardware


- WARP Hardware Components
 - FPGA Board
 - Radio Board
 - Clock Board
- FPGA Architecture
- **Xilinx Platform Studio**

Development Tools




Hello World


Hello World




Hello World




Hello World




Hello World




Hello World




Hello World



Hello World



Hello World



Lab 2: XPS Introduction

- Introduction to Xilinx Platform Studio
 - Building a simple hardware platform
 - Interacting with the WARP hardware