source: Documentation/ReferenceDesigns/InterruptRef_xps_8_2/bitinit.log

Last change on this file was 485, checked in by chunter, 17 years ago

Interrupt reference design demonstrates the correct way to initialize and configure interrupts with the interrupt controller.

File size: 4.0 KB
Line 
1
2bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
3Copyright (c) Xilinx Inc. 2002.
4
5Parsing MHS File system.mhs...
6Sourcing tcl file
7C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
8Sourcing tcl file
9C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
102_1_0.tcl ...
11Sourcing tcl file
12C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
13l ...
14Sourcing tcl file
15C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
16lr_v2_1_0.tcl ...
17Sourcing tcl file
18C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
19l ...
20Sourcing tcl file
21C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
22lr_v2_1_0.tcl ...
23Sourcing tcl file
24C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
25...
26Sourcing tcl file
27C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
28_v2_1_0.tcl ...
29Sourcing tcl file
30C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
31_cntlr_v2_1_0.tcl ...
32Sourcing tcl file
33C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
34...
35Sourcing tcl file
36C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
37tcl ...
38
39Overriding IP level properties ...
40jtagppc_cntlr (jtagppc_0) -
41C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
422_1_0.mpd line 36 - tool overriding c_device value X2VP4 to
43bram_block (isocm_bram) -
44C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
45mpd line 43 - tool overriding c_family value virtex2 to
46bram_block (dsocm_bram) -
47C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
48mpd line 43 - tool overriding c_family value virtex2 to
49plb2opb_bridge (plb2opb) -
50C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
51_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to
52opb_gpio (leds_4bit) -
53C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
54line 42 - tool overriding c_family value virtex2 to
55opb_gpio (push_buttons_4bit) -
56C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
57line 42 - tool overriding c_family value virtex2 to
58bram_block (plb_bram_if_cntlr_1_bram) -
59C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
60mpd line 43 - tool overriding c_family value virtex2 to
61opb_intc (opb_intc_0) -
62C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
63line 38 - tool overriding c_family value virtex2 to
64dcm_module (dcm_0) -
65C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
66mpd line 61 - tool overriding c_family value virtex2 to
67opb_timer (opb_timer_0) -
68C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
69d line 36 - tool overriding c_family value nofamily to
70
71Performing IP level DRCs on properties...
72
73Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
74Sourcing tcl file
75C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
762_1_0.tcl ...
77Address Map for Processor ppc405_0
78  (0x00000000-0x0001ffff) iocm_cntlr    iocm
79  (0x21800000-0x2180ffff) docm_cntlr    docm
80  (0x40000000-0x4000ffff) Push_Buttons_4bit plb->plb2opb->opb
81  (0x40020000-0x4002ffff) LEDs_4Bit plb->plb2opb->opb
82  (0x40600000-0x4060ffff) RS232 plb->plb2opb->opb
83  (0x41200000-0x4120ffff) opb_intc_0    plb->plb2opb->opb
84  (0x41c00000-0x41c0ffff) opb_timer_0   plb->plb2opb->opb
85  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1   plb
86Address Map for Processor ppc405_1
87
88Initializing Memory...
89INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
90Running Data2Mem with the following command:
91data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
92interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit
93Memory Initialization completed successfully.
94
Note: See TracBrowser for help on using the repository browser.