Line | |
---|
1 | #FPGA Board v2.2 Clock Constraints |
---|
2 | # |
---|
3 | # The constraints using the onboard 100MHz oscillator |
---|
4 | Net sys_clk_pin LOC=AM21; |
---|
5 | Net sys_clk_pin IOSTANDARD = LVTTL; |
---|
6 | Net sys_clk_pin TNM_NET = sys_clk_pin; |
---|
7 | TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps; |
---|
8 | # |
---|
9 | # The constraints using the Clock Board generated 40MHz |
---|
10 | # clock for the design. NOTE: The clock_board_configurator |
---|
11 | # must be instantiated to configure the clock board |
---|
12 | Net sys_clk_pin LOC=AN20; |
---|
13 | Net sys_clk_pin IOSTANDARD = LVTTL; |
---|
14 | Net sys_clk_pin TNM_NET = sys_clk_pin; |
---|
15 | TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 25000 ps; |
---|
Note: See
TracBrowser
for help on using the repository browser.