source: PlatformSupport/CustomPeripherals/pcores/radio_controller_axi_v3_01_a/data/radio_controller_axi_v2_1_0.mpd

Last change on this file was 1927, checked in by murphpo, 11 years ago

AXI versions of WARP v3 support cores

File size: 10.2 KB
Line 
1###################################################################
2##
3## Name     : radio_controller_axi
4## Desc     : Microprocessor Peripheral Description
5##          : Automatically generated by PsfUtility
6##
7###################################################################
8
9BEGIN radio_controller_axi
10
11## Peripheral Options
12OPTION IPTYPE = PERIPHERAL
13OPTION IMP_NETLIST = TRUE
14OPTION HDL = MIXED
15OPTION IP_GROUP = MICROBLAZE:USER
16OPTION ARCH_SUPPORT_MAP = (virtex6=DEVELOPMENT)
17OPTION DESC = WARP v3 Radio Controller (AXI)
18OPTION LONG_DESC="Implements SPI master and other logic for configuring the MAX2829 RF transceivers on WARP v3 and FMC-RF-2X245 module"
19
20IO_INTERFACE IO_IF = HW_Ports_RFA, IO_TYPE = W3_RADIOCONTROLLER_V3
21IO_INTERFACE IO_IF = HW_Ports_RFB, IO_TYPE = W3_RADIOCONTROLLER_V3
22IO_INTERFACE IO_IF = HW_Ports_RFC, IO_TYPE = W3_RADIOCONTROLLER_V3
23IO_INTERFACE IO_IF = HW_Ports_RFD, IO_TYPE = W3_RADIOCONTROLLER_V3
24
25IO_INTERFACE IO_IF = USER_Ports_RFA, IO_TYPE = W3_RADIOCONTROLLER_V3
26IO_INTERFACE IO_IF = USER_Ports_RFB, IO_TYPE = W3_RADIOCONTROLLER_V3
27IO_INTERFACE IO_IF = USER_Ports_RFC, IO_TYPE = W3_RADIOCONTROLLER_V3
28IO_INTERFACE IO_IF = USER_Ports_RFD, IO_TYPE = W3_RADIOCONTROLLER_V3
29
30IO_INTERFACE IO_IF = USER_Ports_Misc, IO_TYPE = W3_RADIOCONTROLLER_V3
31
32## Bus Interfaces
33BUS_INTERFACE BUS = S_AXI, BUS_STD = AXI, BUS_TYPE = SLAVE
34
35## Generics for VHDL or Parameters for Verilog
36PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
37PARAMETER C_S_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
38PARAMETER C_S_AXI_MIN_SIZE = 0x000001ff, DT = std_logic_vector, BUS = S_AXI
39PARAMETER C_USE_WSTRB = 0, DT = INTEGER
40PARAMETER C_DPHASE_TIMEOUT = 0, DT = INTEGER
41PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI
42PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI
43PARAMETER C_FAMILY = virtex6, DT = STRING
44PARAMETER C_NUM_REG = 1, DT = INTEGER
45PARAMETER C_NUM_MEM = 1, DT = INTEGER
46PARAMETER C_SLV_AWIDTH = 32, DT = INTEGER
47PARAMETER C_SLV_DWIDTH = 32, DT = INTEGER
48PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, DT = STRING, BUS = S_AXI
49
50## Ports
51PORT S_AXI_ACLK = "", DIR = I, SIGIS = CLK, BUS = S_AXI
52PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI
53PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
54PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI
55PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
56PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI
57PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI
58PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI
59PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
60PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI
61PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI
62PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI
63PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
64PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI
65PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI
66PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI
67PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI
68PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI
69PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI
70
71
72PORT RFA_TxEn = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=TxEn
73PORT RFB_TxEn = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=TxEn
74PORT RFC_TxEn = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=TxEn
75PORT RFD_TxEn = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=TxEn
76
77PORT RFA_RxEn = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=RxEn
78PORT RFB_RxEn = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=RxEn
79PORT RFC_RxEn = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=RxEn
80PORT RFD_RxEn = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=RxEn
81
82PORT RFA_RxHP = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=RxHP
83PORT RFB_RxHP = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=RxHP
84PORT RFC_RxHP = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=RxHP
85PORT RFD_RxHP = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=RxHP
86
87PORT RFA_SHDN = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=SHDN
88PORT RFB_SHDN = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=SHDN
89PORT RFC_SHDN = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=SHDN
90PORT RFD_SHDN = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=SHDN
91
92PORT RFA_SPI_SCLK = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=SPI_SCLK
93PORT RFB_SPI_SCLK = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=SPI_SCLK
94PORT RFC_SPI_SCLK = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=SPI_SCLK
95PORT RFD_SPI_SCLK = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=SPI_SCLK
96
97PORT RFA_SPI_MOSI = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=SPI_MOSI
98PORT RFB_SPI_MOSI = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=SPI_MOSI
99PORT RFC_SPI_MOSI = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=SPI_MOSI
100PORT RFD_SPI_MOSI = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=SPI_MOSI
101
102PORT RFA_SPI_CSn = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=SPI_CSn
103PORT RFB_SPI_CSn = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=SPI_CSn
104PORT RFC_SPI_CSn = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=SPI_CSn
105PORT RFD_SPI_CSn = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=SPI_CSn
106
107PORT RFA_B = "", DIR = O, VEC = [6:0], IO_IF=HW_Ports_RFA, IO_IS=B
108PORT RFB_B = "", DIR = O, VEC = [6:0], IO_IF=HW_Ports_RFB, IO_IS=B
109PORT RFC_B = "", DIR = O, VEC = [6:0], IO_IF=HW_Ports_RFC, IO_IS=B
110PORT RFD_B = "", DIR = O, VEC = [6:0], IO_IF=HW_Ports_RFD, IO_IS=B
111
112PORT RFA_LD = "", DIR = I, IO_IF=HW_Ports_RFA, IO_IS=LD
113PORT RFB_LD = "", DIR = I, IO_IF=HW_Ports_RFB, IO_IS=LD
114PORT RFC_LD = "", DIR = I, IO_IF=HW_Ports_RFC, IO_IS=LD
115PORT RFD_LD = "", DIR = I, IO_IF=HW_Ports_RFD, IO_IS=LD
116
117PORT RFA_PAEn_24 = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=PAEn_24
118PORT RFB_PAEn_24 = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=PAEn_24
119PORT RFC_PAEn_24 = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=PAEn_24
120PORT RFD_PAEn_24 = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=PAEn_24
121
122PORT RFA_PAEn_5 = "", DIR = O, IO_IF=HW_Ports_RFA, IO_IS=PAEn_5
123PORT RFB_PAEn_5 = "", DIR = O, IO_IF=HW_Ports_RFB, IO_IS=PAEn_5
124PORT RFC_PAEn_5 = "", DIR = O, IO_IF=HW_Ports_RFC, IO_IS=PAEn_5
125PORT RFD_PAEn_5 = "", DIR = O, IO_IF=HW_Ports_RFD, IO_IS=PAEn_5
126
127PORT RFA_AntSw = "", DIR = O, VEC = [1:0], IO_IF=HW_Ports_RFA, IO_IS=AntSw
128PORT RFB_AntSw = "", DIR = O, VEC = [1:0], IO_IF=HW_Ports_RFB, IO_IS=AntSw
129PORT RFC_AntSw = "", DIR = O, VEC = [1:0], IO_IF=HW_Ports_RFC, IO_IS=AntSw
130PORT RFD_AntSw = "", DIR = O, VEC = [1:0], IO_IF=HW_Ports_RFD, IO_IS=AntSw
131
132PORT usr_RFA_TxEn = "", DIR = I, IO_IF=User_Ports_RFA, IO_IS=TxEn
133PORT usr_RFB_TxEn = "", DIR = I, IO_IF=User_Ports_RFB, IO_IS=TxEn
134PORT usr_RFC_TxEn = "", DIR = I, IO_IF=User_Ports_RFC, IO_IS=TxEn
135PORT usr_RFD_TxEn = "", DIR = I, IO_IF=User_Ports_RFD, IO_IS=TxEn
136
137PORT usr_RFA_RxEn = "", DIR = I, IO_IF=User_Ports_RFA, IO_IS=RxEn
138PORT usr_RFB_RxEn = "", DIR = I, IO_IF=User_Ports_RFB, IO_IS=RxEn
139PORT usr_RFC_RxEn = "", DIR = I, IO_IF=User_Ports_RFC, IO_IS=RxEn
140PORT usr_RFD_RxEn = "", DIR = I, IO_IF=User_Ports_RFD, IO_IS=RxEn
141
142PORT usr_RFA_RxHP = "", DIR = I, IO_IF=User_Ports_RFA, IO_IS=RxHP
143PORT usr_RFB_RxHP = "", DIR = I, IO_IF=User_Ports_RFB, IO_IS=RxHP
144PORT usr_RFC_RxHP = "", DIR = I, IO_IF=User_Ports_RFC, IO_IS=RxHP
145PORT usr_RFD_RxHP = "", DIR = I, IO_IF=User_Ports_RFD, IO_IS=RxHP
146
147PORT usr_RFA_SHDN = "", DIR = I, IO_IF=User_Ports_RFA, IO_IS=SHDN
148PORT usr_RFB_SHDN = "", DIR = I, IO_IF=User_Ports_RFB, IO_IS=SHDN
149PORT usr_RFC_SHDN = "", DIR = I, IO_IF=User_Ports_RFC, IO_IS=SHDN
150PORT usr_RFD_SHDN = "", DIR = I, IO_IF=User_Ports_RFD, IO_IS=SHDN
151
152PORT usr_RFA_RxGainRF = "", DIR = I, VEC = [1:0], IO_IF=User_Ports_RFA, IO_IS=RxGainRF
153PORT usr_RFB_RxGainRF = "", DIR = I, VEC = [1:0], IO_IF=User_Ports_RFB, IO_IS=RxGainRF
154PORT usr_RFC_RxGainRF = "", DIR = I, VEC = [1:0], IO_IF=User_Ports_RFC, IO_IS=RxGainRF
155PORT usr_RFD_RxGainRF = "", DIR = I, VEC = [1:0], IO_IF=User_Ports_RFD, IO_IS=RxGainRF
156
157PORT usr_RFA_RxGainBB = "", DIR = I, VEC = [4:0], IO_IF=User_Ports_RFA, IO_IS=RxGainBB
158PORT usr_RFB_RxGainBB = "", DIR = I, VEC = [4:0], IO_IF=User_Ports_RFB, IO_IS=RxGainBB
159PORT usr_RFC_RxGainBB = "", DIR = I, VEC = [4:0], IO_IF=User_Ports_RFC, IO_IS=RxGainBB
160PORT usr_RFD_RxGainBB = "", DIR = I, VEC = [4:0], IO_IF=User_Ports_RFD, IO_IS=RxGainBB
161
162PORT usr_RFA_TxGain = "", DIR = I, VEC = [5:0], IO_IF=User_Ports_RFA, IO_IS=TxGain
163PORT usr_RFB_TxGain = "", DIR = I, VEC = [5:0], IO_IF=User_Ports_RFB, IO_IS=TxGain
164PORT usr_RFC_TxGain = "", DIR = I, VEC = [5:0], IO_IF=User_Ports_RFC, IO_IS=TxGain
165PORT usr_RFD_TxGain = "", DIR = I, VEC = [5:0], IO_IF=User_Ports_RFD, IO_IS=TxGain
166
167PORT usr_RFA_PHYStart = "", DIR = O, IO_IF=User_Ports_RFA, IO_IS=PHYStart
168PORT usr_RFB_PHYStart = "", DIR = O, IO_IF=User_Ports_RFB, IO_IS=PHYStart
169PORT usr_RFC_PHYStart = "", DIR = O, IO_IF=User_Ports_RFC, IO_IS=PHYStart
170PORT usr_RFD_PHYStart = "", DIR = O, IO_IF=User_Ports_RFD, IO_IS=PHYStart
171
172PORT usr_SPI_ctrlSrc = "", DIR = I, IO_IF=User_Ports_Misc, IO_IS=SPI_ctrlSrc
173PORT usr_SPI_go = "", DIR = I, IO_IF=User_Ports_Misc, IO_IS=SPI_go
174PORT usr_SPI_active = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=SPI_active
175PORT usr_SPI_rfsel = "", DIR = I, VEC = [3:0], IO_IF=User_Ports_Misc, IO_IS=SPI_rfsel
176PORT usr_SPI_regaddr = "", DIR = I, VEC = [3:0], IO_IF=User_Ports_Misc, IO_IS=SPI_regaddr
177PORT usr_SPI_regdata = "", DIR = I, VEC = [13:0], IO_IF=User_Ports_Misc, IO_IS=SPI_regdata
178
179PORT usr_any_PHYStart = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=any_PHYStart
180
181PORT usr_RFA_statLED_Tx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFA_statLED_Tx
182PORT usr_RFA_statLED_Rx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFA_statLED_Rx
183PORT usr_RFB_statLED_Tx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFB_statLED_Tx
184PORT usr_RFB_statLED_Rx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFB_statLED_Rx
185PORT usr_RFC_statLED_Tx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFC_statLED_Tx
186PORT usr_RFC_statLED_Rx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFC_statLED_Rx
187PORT usr_RFD_statLED_Tx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFD_statLED_Tx
188PORT usr_RFD_statLED_Rx = "", DIR = O, IO_IF=User_Ports_Misc, IO_IS=usr_RFD_statLED_Rx
189
190END
Note: See TracBrowser for help on using the repository browser.