[2072] | 1 | ################################################################### |
---|
| 2 | # Copyright (c) 2013 Mango Communications |
---|
| 3 | # All Rights Reserved |
---|
| 4 | # This code is covered by the WARP license |
---|
| 5 | # See http://warpproject.org/license/ for details |
---|
| 6 | ################################################################### |
---|
| 7 | |
---|
| 8 | BEGIN uart_mux |
---|
| 9 | |
---|
| 10 | ## Peripheral Options |
---|
| 11 | OPTION IPTYPE = PERIPHERAL |
---|
| 12 | OPTION IMP_NETLIST = TRUE |
---|
| 13 | OPTION HDL = VERILOG |
---|
| 14 | OPTION ARCH_SUPPORT_MAP = (virtex6=DEVELOPMENT) |
---|
| 15 | OPTION USAGE_LEVEL = BASE_USER |
---|
| 16 | OPTION DESC = Mango UART Mux |
---|
| 17 | OPTION IP_GROUP = USER |
---|
| 18 | OPTION RUN_NGCBUILD = FALSE |
---|
| 19 | OPTION STYLE = HDL |
---|
| 20 | |
---|
| 21 | IO_INTERFACE IO_IF = ext_uart_ports, IO_TYPE = MANGO_UARTMUX_V1 |
---|
| 22 | IO_INTERFACE IO_IF = user_ports, IO_TYPE = MANGO_UARTMUX_V1 |
---|
| 23 | |
---|
| 24 | PARAMETER C_FAMILY = virtex6, DT = STRING |
---|
| 25 | |
---|
[2075] | 26 | PARAMETER MIRROR_UART_RX = 0, DT = INTEGER, RANGE = (0:1), DESC = "Copy the UART input line to both UARTs; if 0 only the selected UART will receive data", PERMIT=BASE_USER |
---|
[2072] | 27 | |
---|
| 28 | #Control input (0=select uart_0) |
---|
[2076] | 29 | PORT uart_sel = "", DIR = I, IO_IF = user_ports, IO_IS = select, ASSIGNMENT = REQUIRE |
---|
[2072] | 30 | |
---|
| 31 | #Two UART Tx inputs (uartlite -> mux) |
---|
| 32 | PORT uart_0_tx = "", DIR = I, IO_IF = user_ports, IO_IS = uart_0_tx |
---|
| 33 | PORT uart_1_tx = "", DIR = I, IO_IF = user_ports, IO_IS = uart_1_tx |
---|
| 34 | |
---|
| 35 | #Two UART Rx outputs (mux -> uartlite) |
---|
| 36 | PORT uart_0_rx = "", DIR = O, IO_IF = user_ports, IO_IS = uart_0_rx |
---|
| 37 | PORT uart_1_rx = "", DIR = O, IO_IF = user_ports, IO_IS = uart_1_rx |
---|
| 38 | |
---|
| 39 | #Top-level UART connections |
---|
| 40 | # Tx = FPGA -> UART device |
---|
| 41 | # Rx = UART device -> FPGA |
---|
| 42 | PORT uart_tx = "", DIR = O, IO_IF = ext_uart_ports, IO_IS = uart_tx, ASSIGNMENT = REQUIRE |
---|
| 43 | PORT uart_rx = "", DIR = I, IO_IF = ext_uart_ports, IO_IS = uart_rx, ASSIGNMENT = REQUIRE |
---|
| 44 | |
---|
| 45 | END |
---|