source: PlatformSupport/CustomPeripherals/pcores/w3_iic_eeprom_axi_v1_02_a/data/w3_iic_eeprom_axi_v2_1_0.pao

Last change on this file was 5058, checked in by welsh, 8 years ago

EEPROM core v 1.02.a: Added support for multi-cpu environment; Caching of WARP data (SN, FPGA DNA, MAC addresses) on init.

File size: 740 bytes
Line 
1##############################################################################
2## Filename:          S:/work/template_projects/ise_14p4_axi/w3_axi_template_test_v0/pcores/w3_iic_eeprom_axi_v1_01_a/data/w3_iic_eeprom_axi_v2_1_0.pao
3## Description:       Peripheral Analysis Order
4## Date:              Sat Feb 23 20:58:52 2013 (by Create and Import Peripheral Wizard)
5##############################################################################
6
7lib proc_common_v3_00_a  all
8lib axi_lite_ipif_v1_01_a  all
9lib w3_iic_eeprom_axi_v1_02_a i2c_master_bit_ctrl verilog
10lib w3_iic_eeprom_axi_v1_02_a i2c_master_byte_ctrl verilog
11lib w3_iic_eeprom_axi_v1_02_a user_logic verilog
12lib w3_iic_eeprom_axi_v1_02_a w3_iic_eeprom_axi vhdl
Note: See TracBrowser for help on using the repository browser.