1 | ###################################################################
|
---|
2 | ##
|
---|
3 | ## Name : w3_userio_axi
|
---|
4 | ## Desc : Microprocessor Peripheral Description
|
---|
5 | ## : Automatically generated by PsfUtility
|
---|
6 | ##
|
---|
7 | ###################################################################
|
---|
8 |
|
---|
9 | BEGIN w3_userio_axi
|
---|
10 |
|
---|
11 | ## Peripheral Options
|
---|
12 | OPTION IPTYPE = PERIPHERAL
|
---|
13 | OPTION IMP_NETLIST = TRUE
|
---|
14 | OPTION HDL = MIXED
|
---|
15 | OPTION IP_GROUP = MICROBLAZE:USER
|
---|
16 | OPTION DESC = W3_USERIO_AXI
|
---|
17 | OPTION ARCH_SUPPORT_MAP = (others=DEVELOPMENT)
|
---|
18 | OPTION DESC = W3_USERIO
|
---|
19 | OPTION USAGE_LEVEL = BASE_USER
|
---|
20 | OPTION DESC = WARP v3 User I/O (AXI)
|
---|
21 | OPTION LONG_DESC = "Manages interface to all user IO on WARP v3 board. LED outputs can be controlled by software-accessible registers or ports. The control source for each LED is configured independently via a control register. DIP switch and buttons are debounced and captured in a register and driven to output ports."
|
---|
22 |
|
---|
23 | IO_INTERFACE IO_IF = ext_userio, IO_TYPE = W3_USERIO_V1
|
---|
24 | IO_INTERFACE IO_IF = user_ports, IO_TYPE = W3_USERIO_V1
|
---|
25 |
|
---|
26 | ## Bus Interfaces
|
---|
27 | BUS_INTERFACE BUS = S_AXI, BUS_STD = AXI, BUS_TYPE = SLAVE
|
---|
28 |
|
---|
29 | ## Generics for VHDL or Parameters for Verilog
|
---|
30 | PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
|
---|
31 | PARAMETER C_S_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
|
---|
32 | PARAMETER C_S_AXI_MIN_SIZE = 0x000001ff, DT = std_logic_vector, BUS = S_AXI
|
---|
33 | PARAMETER C_USE_WSTRB = 0, DT = INTEGER
|
---|
34 | PARAMETER C_DPHASE_TIMEOUT = 8, DT = INTEGER
|
---|
35 | PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI
|
---|
36 | PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI
|
---|
37 | PARAMETER C_FAMILY = virtex6, DT = STRING
|
---|
38 | PARAMETER C_NUM_REG = 1, DT = INTEGER
|
---|
39 | PARAMETER C_NUM_MEM = 1, DT = INTEGER
|
---|
40 | PARAMETER C_SLV_AWIDTH = 32, DT = INTEGER
|
---|
41 | PARAMETER C_SLV_DWIDTH = 32, DT = INTEGER
|
---|
42 | PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, DT = STRING, BUS = S_AXI
|
---|
43 |
|
---|
44 | PARAMETER HEXDISP_ACTIVE_HIGH = 0, DT = INTEGER, RANGE = (0, 1), VALUES = (0=Active Low, 1=Active High), DESC = "Selects whether hex displays are active high or low on WARP v3 board.", PERMIT = BASE_USER
|
---|
45 | PARAMETER INCLUDE_DNA_READ_LOGIC = 1, DT = INTEGER, RANGE = (0, 1), VALUES = (0=Do not include DNA read logic, 1=Include DNA read logic), Desc = "Selects whether to include logic to read the Virtex-6 device DNA value. If you use the DNA_PORT primitive elsewhere in the design, it should be excluded here.", PERMIT = BASE_USER
|
---|
46 |
|
---|
47 | ## Ports
|
---|
48 | PORT S_AXI_ACLK = "", DIR = I, SIGIS = CLK, BUS = S_AXI
|
---|
49 | PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI
|
---|
50 | PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
51 | PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI
|
---|
52 | PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
53 | PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
54 | PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI
|
---|
55 | PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI
|
---|
56 | PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
57 | PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI
|
---|
58 | PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI
|
---|
59 | PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI
|
---|
60 | PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
61 | PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI
|
---|
62 | PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI
|
---|
63 | PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI
|
---|
64 | PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI
|
---|
65 | PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI
|
---|
66 | PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI
|
---|
67 |
|
---|
68 | #User ports
|
---|
69 | PORT hexdisp_left = "", DIR = O, VEC = [0:6], IO_IS = hexdisp_left, IO_IF = ext_userio
|
---|
70 | PORT hexdisp_right = "", DIR = O, VEC = [0:6], IO_IS = hexdisp_right, IO_IF = ext_userio
|
---|
71 | PORT hexdisp_left_dp = "", DIR = O, IO_IS = hexdisp_left_dp, IO_IF = ext_userio
|
---|
72 | PORT hexdisp_right_dp = "", DIR = O, IO_IS = hexdisp_right_dp, IO_IF = ext_userio
|
---|
73 |
|
---|
74 | PORT leds_red = "", DIR = O, VEC = [0:3], IO_IS = leds_red, IO_IF = ext_userio
|
---|
75 | PORT leds_green = "", DIR = O, VEC = [0:3], IO_IS = leds_green, IO_IF = ext_userio
|
---|
76 |
|
---|
77 | PORT rfa_led_red = "", DIR = O, IO_IS = rfa_led_red, IO_IF = ext_userio
|
---|
78 | PORT rfa_led_green = "", DIR = O, IO_IS = rfa_led_green, IO_IF = ext_userio
|
---|
79 | PORT rfb_led_red = "", DIR = O, IO_IS = rfb_led_red, IO_IF = ext_userio
|
---|
80 | PORT rfb_led_green = "", DIR = O, IO_IS = rfb_led_green, IO_IF = ext_userio
|
---|
81 |
|
---|
82 | PORT dipsw = "", DIR = I, VEC = [0:3], IO_IS = dipsw, IO_IF = ext_userio
|
---|
83 | PORT pb_u = "", DIR = I, IO_IS = pb_u, IO_IF = ext_userio
|
---|
84 | PORT pb_m = "", DIR = I, IO_IS = pb_m, IO_IF = ext_userio
|
---|
85 | PORT pb_d = "", DIR = I, IO_IS = pb_d, IO_IF = ext_userio
|
---|
86 |
|
---|
87 | PORT usr_dbg_hdr_out = "", DIR = I, VEC = [0:15], IO_IS = usr_dbg_hdr_out, IO_IF = user_ports
|
---|
88 | PORT usr_dbg_hdr_in = "", DIR = O, VEC = [0:15], IO_IS = usr_dbg_hdr_in, IO_IF = user_ports
|
---|
89 | PORT dbg_hdr = "", DIR = IO, VEC = [0:15], IO_IS = dbg_hdr, IO_IF = ext_userio, THREE_STATE = FALSE
|
---|
90 |
|
---|
91 | PORT usr_hexdisp_left = "", DIR = I, VEC = [0:6], IO_IS = usr_hexdisp_left, IO_IF = user_ports
|
---|
92 | PORT usr_hexdisp_right = "", DIR = I, VEC = [0:6], IO_IS = usr_hexdisp_right, IO_IF = user_ports
|
---|
93 | PORT usr_hexdisp_left_dp = "", DIR = I, IO_IS = usr_hexdisp_left_dp, IO_IF = user_ports
|
---|
94 | PORT usr_hexdisp_right_dp = "", DIR = I, IO_IS = usr_hexdisp_right_dp, IO_IF = user_ports
|
---|
95 |
|
---|
96 | PORT usr_leds_red = "", DIR = I, VEC = [0:3], IO_IS = usr_leds_red, IO_IF = user_ports
|
---|
97 | PORT usr_leds_green = "", DIR = I, VEC = [0:3], IO_IS = usr_leds_green, IO_IF = user_ports
|
---|
98 |
|
---|
99 | PORT usr_rfa_led_red = "", DIR = I, IO_IS = usr_rfa_led_red, IO_IF = user_ports
|
---|
100 | PORT usr_rfa_led_green = "", DIR = I, IO_IS = usr_rfa_led_green, IO_IF = user_ports
|
---|
101 | PORT usr_rfb_led_red = "", DIR = I, IO_IS = usr_rfb_led_red, IO_IF = user_ports
|
---|
102 | PORT usr_rfb_led_green = "", DIR = I, IO_IS = usr_rfb_led_green, IO_IF = user_ports
|
---|
103 |
|
---|
104 | PORT usr_dipsw = "", DIR = O, VEC = [0:3], IO_IS = usr_dipsw, IO_IF = user_ports
|
---|
105 | PORT usr_pb_u = "", DIR = O, IO_IS = usr_pb_u, IO_IF = user_ports
|
---|
106 | PORT usr_pb_m = "", DIR = O, IO_IS = usr_pb_m, IO_IF = user_ports
|
---|
107 | PORT usr_pb_d = "", DIR = O, IO_IS = usr_pb_d, IO_IF = user_ports
|
---|
108 |
|
---|
109 | PORT DNA_Port_Clk = "", DIR = I, SIGIS = CLK, CLK_FREQ = 25000000
|
---|
110 |
|
---|
111 | END
|
---|