






TAP FPGA Board



Rev x1

Schematic Pages:



- 1 - Table of Contents
- 2 - Clocks
- 3 - FPGA I/O Banks 0-1 (Debug & Sysace MP I/O)
- 4 - FPGA I/O Banks 2-3 (Radios 0-1)
- 5 - FPGA I/O Banks 4-5 (SRAMs & User I/O)
- 6 - FPGA I/O Banks 6-7 (Radios 2-3)
- 7 - FPGA JTAG, Configuration & Temperature
- 8 - FPGA Multi-Gigabit Transceivers
- 9 - FPGA Power & No-connects
- 10 - Power Regulators
- 11 - Radio Board Headers (0-1)
- 12 - Radio Board Headers (2-3)
- 13 - SRAMs
- 14 - System ACE CF (FPGA Configuration)
- 15 - Bypass Caps



Rice University	
Title TAP FPGA Board	
Description Table of Contents	Rev x1
Date: Sunday, September 26, 2004	Sheet 1 of 14








Rice University		
Title TAP - FPGA Board		
Description Misc FPGA I/O	Rev x1	
Date: Monday, October 11, 2004	Sheet 3 of 14	














FPGA Power


Do Not Mount
Used to adjust voltages
later if needed




Radio Power



Power LEDs (set for approx. 10mA)




Test Points





FPGA MGT Power



Dedicated MGT Power Supply
See pg. 105 of Rocket I/O User's Guide for details



Alternate dedicated MGT Power Supply
Used for Rx termination voltage when link is AC-coupled
See pg. 105 of Rocket I/O User's Guide for details




Rice University		
Title TAP - FPGA Board		
Description Power Regulators	Rev x1	
Date: Monday, October 11, 2004	Sheet 10 of 14	











Rice University		
Title TAP - FPGA Board		
Description SystemACE CF (FPGA Configuration)		Rev x1
Date:	Monday, October 11, 2004	Sheet 14 of 14


FPGA VCC_INT Bypass (56 power pins)



FPGA VCC_AUX Bypass (28 power pins)



Radio Boards Bypass



FPGA VCCO_x Bypass

