Context Navigation

IntroToTools

v6	v7
20	20	* [wiki:Exercises/SysGenExport] - In this exercise, users will instead control the LEDs on the board with an FPGA design constructed in Xilinx System Generator. The process this exercise takes you through mirrors the steps that would occur if this peripheral core were a new physical layer.
21	21
	22	In addition to being well-suited for real-time physical layer implementations, WARP also allows physical layers to be rapidly prototyped through the [wiki:WARPLab] design flow. WARPLab allows physical layers to be designed directly in Matlab and prototyped through actual over-the-channel transmissions while processing occurs offline on your computer.
	23
22	24	= I Want to Study the Higher Networking Layer = #mac