Changes between Initial Version and Version 1 of HardwareUsersGuides/WARPv3/UserIO


Ignore:
Timestamp:
Jul 28, 2012, 7:15:37 PM (12 years ago)
Author:
murphpo
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • HardwareUsersGuides/WARPv3/UserIO

    v1 v1  
     1[[TracNav(HardwareUsersGuides/WARPv3/TOC)]]
     2= WARP v3 User Guide: USB User I/O=
     3The WARP v3 board includes a variety of user I/O for observing and interacting with designs at run time.
     4
     5== LEDs ==
     6There are 12 LEDs connected directly to dedicated FPGA I/O.
     7
     8Eight LEDs (4 green, 4 red) are arranged in 2 columns in the user I/O section of the board.
     9
     10Four additional LEDs (2 red, 2 green) are mounted near the RF interfaces. These are intended to reflect activity in the RF interfaces, but this is not required.
     11
     12All 12 LEDs are active high; driving the corresponding FPGA pin to 1 will illuminate the LED.
     13
     14== Buttons & Switches ==
     15
     16There are 3 push buttons and 1 4-position DIP switch in the user I/O section. Each button/switch is connected to a dedicated FPGA pin.
     17
     18The FPGA pins connected to the buttons are pulled low by default and driven high when the button is pressed.
     19
     20The DIP switch pins are pulled low by default and driven high when a switch is slid up.
     21
     22There is a fourth push button, mounted near the switch and buttons controlling FPGA configuration. This button is labeled {{{RESET}}} on the board. It is tied to a general purpose FPGA pin, but is intended as a process reset. Refer to our reference projects for an example of connecting this button to the standard XPS reset logic.
     23
     24== Seven-Segment Displays ==
     25There are two 7-segment displays (a.k.a. hex displays). Each display has 8 LED elements- 7 comprising the digit plus a decimal point. All 16 LEDs are tied to individual FPGA pins. The WARP v3 board supports either common anode or common cathode displays. All current WARP v3 boards are build with a common cathode part. As a result, driving a FPGA pin low will illuminate the corresponding LED segment.
     26
     27= User I/O Control =
     28We have written the [wiki:/cores/w3_userio core] to provide easy access to all user I/O elements on the WARP v3 board. Refer to the w3_userio page and our reference projects for examples.