Changes between Version 7 and Version 8 of WARPLab/HardwareConfiguration/WARPv2
- Timestamp:
- Mar 13, 2015, 11:33:05 AM (9 years ago)
Legend:
- Unmodified
- Added
- Removed
- Modified
-
WARPLab/HardwareConfiguration/WARPv2
v7 v8 13 13 14 14 === Debug Header === 15 16 ''Updated for WARPLab 7.5.1''' 15 17 16 18 The [wiki:HardwareUsersGuides/FPGABoard_v2.2/OtherIO#DigitalIO debug header] is configured by default to map to the following pins: … … 37 39 38 40 * Only one Ethernet connection (Eth A) on the board 41 * Please note that due to hardware limitations within Xilinx peripherals, WARP v2 only supports non-jumbo Ethernet frames up to 1514 bytes.