WARP Project Forums - Wireless Open-Access Research Platform

hello All

I am new to this warp v3 board,everything what i studied is pretty well written and understood by me,but one this is confusing me i:e

'' The RF interface clocking design is centered on two AD9512 2-to-5 clock buffers.''

but as i see on the board there is only one AD9512 clock buffer,So why they are showing it as two in diagram shown under topic clocking in warp website.

please help me out.