source: Hardware/WARP_v3/Rev1.1/Config_CPLD/src/w3_cpld_sd_config.ucf

Last change on this file was 4826, checked in by murphpo, 8 years ago

fixed line endings

File size: 1.7 KB
Line 
1
2NET "osc_clk" TNM_NET = osc_clk;
3TIMESPEC TS_osc_clk = PERIOD "osc_clk" 55 MHz HIGH 50%;
4
5#WARP v3 rev 1.0
6#NET "osc_clk" LOC = "P22" | IOSTANDARD = LVTTL;
7#NET "pb" LOC = "P27" | IOSTANDARD = LVTTL;
8
9#WARP v3 rev 1.1
10NET "osc_clk" LOC = "P27" | IOSTANDARD = LVTTL;
11NET "pb" LOC = "P28" | IOSTANDARD = LVTTL;
12
13NET "dip_sw<0>" LOC = "P33" | IOSTANDARD = LVTTL;
14NET "dip_sw<1>" LOC = "P32" | IOSTANDARD = LVTTL;
15NET "dip_sw<2>" LOC = "P30" | IOSTANDARD = LVTTL;
16NET "dip_sw<3>" LOC = "P29" | IOSTANDARD = LVTTL;
17
18NET "led_stat" LOC = "P13" | IOSTANDARD = LVCMOS25;
19NET "led_error" LOC = "P12" | IOSTANDARD = LVCMOS25;
20
21NET "fpga_done" LOC = "P96" | IOSTANDARD = LVCMOS25;
22NET "fpga_init" LOC = "P95" | IOSTANDARD = LVCMOS25;
23NET "fpga_prog" LOC = "P94" | IOSTANDARD = LVCMOS25;
24NET "fpga_m0" LOC = "P10" | IOSTANDARD = LVCMOS25;
25NET "fpga_m1" LOC = "P8" | IOSTANDARD = LVCMOS25;
26NET "fpga_m2" LOC = "P9" | IOSTANDARD = LVCMOS25;
27NET "fpga_cclk" LOC = "P78" | IOSTANDARD = LVCMOS25;
28NET "fpga_din" LOC = "P76" | IOSTANDARD = LVCMOS25;
29
30NET "sd_mosi" LOC = "P46" | IOSTANDARD = LVTTL;
31NET "sd_miso" LOC = "P43" | IOSTANDARD = LVTTL;
32NET "sd_sclk" LOC = "P44" | IOSTANDARD = LVTTL;
33NET "sd_cs_n" LOC = "P49" | IOSTANDARD = LVTTL;
34NET "sd_sw_det" LOC = "P41" | IOSTANDARD = LVTTL | PULLUP;
35NET "sd_sw_prot" LOC = "P40" | IOSTANDARD = LVTTL | PULLUP;
36
37NET "fpga_spi_mosi" LOC = "P99" | IOSTANDARD = LVCMOS25;
38NET "fpga_spi_fcs" LOC = "P97" | IOSTANDARD = LVCMOS25;
39
40NET "spi_flash_miso" LOC = "P19" | IOSTANDARD = LVTTL;
41NET "spi_flash_clk" LOC = "P17" | IOSTANDARD = LVTTL;
42NET "spi_flash_cs" LOC = "P18" | IOSTANDARD = LVTTL | PULLUP;
43NET "spi_flash_mosi" LOC = "P16" | IOSTANDARD = LVTTL;
Note: See TracBrowser for help on using the repository browser.