1 | -- |
---|
2 | -- Project: Aurora Module Generator version 2.4 |
---|
3 | -- |
---|
4 | -- Date: $Date: 2005/11/07 21:30:51 $ |
---|
5 | -- Tag: $Name: i+IP+98818 $ |
---|
6 | -- File: $RCSfile: chbond_count_dec_vhd.ejava,v $ |
---|
7 | -- Rev: $Revision: 1.1.2.1 $ |
---|
8 | -- |
---|
9 | -- Company: Xilinx |
---|
10 | -- Contributors: R. K. Awalt, B. L. Woodard, N. Gulstone |
---|
11 | -- |
---|
12 | -- Disclaimer: XILINX IS PROVIDING THIS DESIGN, CODE, OR |
---|
13 | -- INFORMATION "AS IS" SOLELY FOR USE IN DEVELOPING |
---|
14 | -- PROGRAMS AND SOLUTIONS FOR XILINX DEVICES. BY |
---|
15 | -- PROVIDING THIS DESIGN, CODE, OR INFORMATION AS |
---|
16 | -- ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, |
---|
17 | -- APPLICATION OR STANDARD, XILINX IS MAKING NO |
---|
18 | -- REPRESENTATION THAT THIS IMPLEMENTATION IS FREE |
---|
19 | -- FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE |
---|
20 | -- RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY |
---|
21 | -- REQUIRE FOR YOUR IMPLEMENTATION. XILINX |
---|
22 | -- EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH |
---|
23 | -- RESPECT TO THE ADEQUACY OF THE IMPLEMENTATION, |
---|
24 | -- INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR |
---|
25 | -- REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE |
---|
26 | -- FROM CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES |
---|
27 | -- OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR |
---|
28 | -- PURPOSE. |
---|
29 | -- |
---|
30 | -- (c) Copyright 2004 Xilinx, Inc. |
---|
31 | -- All rights reserved. |
---|
32 | -- |
---|
33 | |
---|
34 | -- |
---|
35 | -- CHBOND_COUNT_DEC |
---|
36 | -- |
---|
37 | -- Author: Nigel Gulstone |
---|
38 | -- Xilinx - Embedded Networking System Engineering Group |
---|
39 | -- |
---|
40 | -- VHDL Translation: Brian Woodard |
---|
41 | -- Xilinx - Garden Valley Design Team |
---|
42 | -- |
---|
43 | -- Description: This module decodes the MGT's RXCLKCORCNT. Its |
---|
44 | -- CHANNEL_BOND_LOAD output is active when RXCLKCORCNT |
---|
45 | -- indicates the elastic buffer has executed channel |
---|
46 | -- bonding for the current RXDATA. |
---|
47 | -- |
---|
48 | -- * Supports Virtex 2 Pro |
---|
49 | -- |
---|
50 | |
---|
51 | library IEEE; |
---|
52 | use IEEE.STD_LOGIC_1164.all; |
---|
53 | use WORK.AURORA.all; |
---|
54 | |
---|
55 | entity CHBOND_COUNT_DEC is |
---|
56 | |
---|
57 | port ( |
---|
58 | |
---|
59 | RX_CLK_COR_CNT : in std_logic_vector(2 downto 0); |
---|
60 | CHANNEL_BOND_LOAD : out std_logic; |
---|
61 | USER_CLK : in std_logic |
---|
62 | |
---|
63 | ); |
---|
64 | |
---|
65 | end CHBOND_COUNT_DEC; |
---|
66 | |
---|
67 | architecture RTL of CHBOND_COUNT_DEC is |
---|
68 | |
---|
69 | -- Parameter Declarations -- |
---|
70 | |
---|
71 | constant DLY : time := 1 ns; |
---|
72 | |
---|
73 | constant CHANNEL_BOND_LOAD_CODE : std_logic_vector(2 downto 0) := "101"; -- Code indicating channel bond load complete |
---|
74 | |
---|
75 | -- External Register Declarations -- |
---|
76 | |
---|
77 | signal CHANNEL_BOND_LOAD_Buffer : std_logic; |
---|
78 | |
---|
79 | begin |
---|
80 | |
---|
81 | CHANNEL_BOND_LOAD <= CHANNEL_BOND_LOAD_Buffer; |
---|
82 | |
---|
83 | -- Main Body of Code -- |
---|
84 | |
---|
85 | process (USER_CLK) |
---|
86 | |
---|
87 | begin |
---|
88 | |
---|
89 | if (USER_CLK 'event and USER_CLK = '1') then |
---|
90 | |
---|
91 | CHANNEL_BOND_LOAD_Buffer <= std_bool(RX_CLK_COR_CNT = CHANNEL_BOND_LOAD_CODE); |
---|
92 | |
---|
93 | end if; |
---|
94 | |
---|
95 | end process; |
---|
96 | |
---|
97 | end RTL; |
---|