Last change
on this file was
165,
checked in by murphpo, 18 years ago
|
Updating radio controller MPD for better XBD support and adding new radio bridge peripheral
|
File size:
1.4 KB
|
Line | |
---|
1 | ############################################################################## |
---|
2 | ## |
---|
3 | ## *************************************************************************** |
---|
4 | ## ** ** |
---|
5 | ## ** Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. ** |
---|
6 | ## ** ** |
---|
7 | ## ** You may copy and modify these files for your own internal use solely ** |
---|
8 | ## ** with Xilinx programmable logic devices and Xilinx EDK system or ** |
---|
9 | ## ** create IP modules solely for Xilinx programmable logic devices and ** |
---|
10 | ## ** Xilinx EDK system. No rights are granted to distribute any files ** |
---|
11 | ## ** unless they are distributed in Xilinx programmable logic devices. ** |
---|
12 | ## ** ** |
---|
13 | ## *************************************************************************** |
---|
14 | ## |
---|
15 | ############################################################################## |
---|
16 | ## Filename: C:\edk_user_repository\MyProcessorIPLib\pcores\radio_bridge_v1_03_a\data\radio_bridge_v2_1_0.pao |
---|
17 | ## Description: Peripheral Analysis Order |
---|
18 | ## Date: Fri May 26 20:52:44 2006 (by Create and Import Peripheral Wizard) |
---|
19 | ############################################################################## |
---|
20 | |
---|
21 | lib radio_bridge_v1_03_a radio_bridge verilog |
---|
Note: See
TracBrowser
for help on using the repository browser.