1 | ## Copyright (c) 2004 Xilinx, Inc. All Rights Reserved.
|
---|
2 | ## You may copy and modify these files for your own internal use solely with
|
---|
3 | ## Xilinx programmable logic devices and Xilinx EDK system or create IP
|
---|
4 | ## modules solely for Xilinx programmable logic devices and Xilinx EDK system.
|
---|
5 | ## No rights are granted to distribute any files unless they are distributed in
|
---|
6 | ## Xilinx programmable logic devices.
|
---|
7 | ###################################################################
|
---|
8 | ##
|
---|
9 | ## Name : radio_controller
|
---|
10 | ## Desc : Microprocessor Peripheral Description
|
---|
11 | ## : Automatically generated by PsfUtility
|
---|
12 | ##
|
---|
13 | ###################################################################
|
---|
14 |
|
---|
15 | BEGIN radio_controller
|
---|
16 |
|
---|
17 | ## Peripheral Options
|
---|
18 | OPTION IPTYPE = PERIPHERAL
|
---|
19 | OPTION IMP_NETLIST = TRUE
|
---|
20 | OPTION HDL = MIXED
|
---|
21 | OPTION IP_GROUP = MICROBLAZE:PPC:USER
|
---|
22 | OPTION CORE_STATE = DEVELOPMENT
|
---|
23 |
|
---|
24 |
|
---|
25 | ## Bus Interfaces
|
---|
26 | BUS_INTERFACE BUS = SOPB, BUS_TYPE = SLAVE, BUS_STD = OPB
|
---|
27 |
|
---|
28 | ## Generics for VHDL or Parameters for Verilog
|
---|
29 | PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, BUS = SOPB, ADDRESS = BASE, PAIR = C_HIGHADDR
|
---|
30 | PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SOPB, ADDRESS = HIGH, PAIR = C_BASEADDR
|
---|
31 | PARAMETER C_OPB_AWIDTH = 32, DT = INTEGER, BUS = SOPB
|
---|
32 | PARAMETER C_OPB_DWIDTH = 32, DT = INTEGER, BUS = SOPB
|
---|
33 | PARAMETER C_FAMILY = virtex2p, DT = STRING
|
---|
34 |
|
---|
35 | ## Ports
|
---|
36 | PORT OPB_Clk = "", DIR = I, SIGIS = Clk, BUS = SOPB
|
---|
37 | PORT OPB_Rst = OPB_Rst, DIR = I, SIGIS = Rst, BUS = SOPB
|
---|
38 | PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:(C_OPB_DWIDTH-1)], BUS = SOPB
|
---|
39 | PORT Sl_errAck = Sl_errAck, DIR = O, BUS = SOPB
|
---|
40 | PORT Sl_retry = Sl_retry, DIR = O, BUS = SOPB
|
---|
41 | PORT Sl_toutSup = Sl_toutSup, DIR = O, BUS = SOPB
|
---|
42 | PORT Sl_xferAck = Sl_xferAck, DIR = O, BUS = SOPB
|
---|
43 | PORT OPB_ABus = OPB_ABus, DIR = I, VEC = [0:(C_OPB_AWIDTH-1)], BUS = SOPB
|
---|
44 | PORT OPB_BE = OPB_BE, DIR = I, VEC = [0:((C_OPB_DWIDTH/8)-1)], BUS = SOPB
|
---|
45 | PORT OPB_DBus = OPB_DBus, DIR = I, VEC = [0:(C_OPB_DWIDTH-1)], BUS = SOPB
|
---|
46 | PORT OPB_RNW = OPB_RNW, DIR = I, BUS = SOPB
|
---|
47 | PORT OPB_select = OPB_select, DIR = I, BUS = SOPB
|
---|
48 | PORT OPB_seqAddr = OPB_seqAddr, DIR = I, BUS = SOPB
|
---|
49 | PORT radio1shdn = "", DIR = O
|
---|
50 | PORT radio2shdn = "", DIR = O
|
---|
51 | PORT radio3shdn = "", DIR = O
|
---|
52 | PORT radio4shdn = "", DIR = O
|
---|
53 | PORT radio1txen = "", DIR = O
|
---|
54 | PORT radio2txen = "", DIR = O
|
---|
55 | PORT radio3txen = "", DIR = O
|
---|
56 | PORT radio4txen = "", DIR = O
|
---|
57 | PORT radio1rxen = "", DIR = O
|
---|
58 | PORT radio2rxen = "", DIR = O
|
---|
59 | PORT radio3rxen = "", DIR = O
|
---|
60 | PORT radio4rxen = "", DIR = O
|
---|
61 | PORT radio1ld = "", DIR = I
|
---|
62 | PORT radio2ld = "", DIR = I
|
---|
63 | PORT radio3ld = "", DIR = I
|
---|
64 | PORT radio4ld = "", DIR = I
|
---|
65 |
|
---|
66 |
|
---|
67 | END
|
---|