1 | ## Copyright (c) 2004 Xilinx, Inc. All Rights Reserved.
|
---|
2 | ## You may copy and modify these files for your own internal use solely with
|
---|
3 | ## Xilinx programmable logic devices and Xilinx EDK system or create IP
|
---|
4 | ## modules solely for Xilinx programmable logic devices and Xilinx EDK system.
|
---|
5 | ## No rights are granted to distribute any files unless they are distributed in
|
---|
6 | ## Xilinx programmable logic devices.
|
---|
7 | ###################################################################
|
---|
8 | ##
|
---|
9 | ## Name : radio_controller
|
---|
10 | ## Desc : Microprocessor Peripheral Description
|
---|
11 | ## : Automatically generated by PsfUtility
|
---|
12 | ##
|
---|
13 | ###################################################################
|
---|
14 |
|
---|
15 | BEGIN radio_controller
|
---|
16 |
|
---|
17 | ## Peripheral Options
|
---|
18 | OPTION IPTYPE = PERIPHERAL
|
---|
19 | OPTION IMP_NETLIST = TRUE
|
---|
20 | OPTION HDL = MIXED
|
---|
21 | OPTION IP_GROUP = MICROBLAZE:PPC:USER
|
---|
22 | OPTION CORE_STATE = DEVELOPMENT
|
---|
23 |
|
---|
24 |
|
---|
25 | ## Bus Interfaces
|
---|
26 | BUS_INTERFACE BUS = SOPB, BUS_TYPE = SLAVE, BUS_STD = OPB
|
---|
27 |
|
---|
28 | ## Generics for VHDL or Parameters for Verilog
|
---|
29 | PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, BUS = SOPB, ADDRESS = BASE, PAIR = C_HIGHADDR
|
---|
30 | PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, BUS = SOPB, ADDRESS = HIGH, PAIR = C_BASEADDR
|
---|
31 | PARAMETER C_OPB_AWIDTH = 32, DT = INTEGER, BUS = SOPB
|
---|
32 | PARAMETER C_OPB_DWIDTH = 32, DT = INTEGER, BUS = SOPB
|
---|
33 | PARAMETER C_FAMILY = virtex2p, DT = STRING
|
---|
34 |
|
---|
35 | ## Ports
|
---|
36 | PORT OPB_Clk = "", DIR = I, SIGIS = Clk, BUS = SOPB
|
---|
37 | PORT OPB_Rst = OPB_Rst, DIR = I, SIGIS = Rst, BUS = SOPB
|
---|
38 | PORT Sl_DBus = Sl_DBus, DIR = O, VEC = [0:(C_OPB_DWIDTH-1)], BUS = SOPB
|
---|
39 | PORT Sl_errAck = Sl_errAck, DIR = O, BUS = SOPB
|
---|
40 | PORT Sl_retry = Sl_retry, DIR = O, BUS = SOPB
|
---|
41 | PORT Sl_toutSup = Sl_toutSup, DIR = O, BUS = SOPB
|
---|
42 | PORT Sl_xferAck = Sl_xferAck, DIR = O, BUS = SOPB
|
---|
43 | PORT OPB_ABus = OPB_ABus, DIR = I, VEC = [0:(C_OPB_AWIDTH-1)], BUS = SOPB
|
---|
44 | PORT OPB_BE = OPB_BE, DIR = I, VEC = [0:((C_OPB_DWIDTH/8)-1)], BUS = SOPB
|
---|
45 | PORT OPB_DBus = OPB_DBus, DIR = I, VEC = [0:(C_OPB_DWIDTH-1)], BUS = SOPB
|
---|
46 | PORT OPB_RNW = OPB_RNW, DIR = I, BUS = SOPB
|
---|
47 | PORT OPB_select = OPB_select, DIR = I, BUS = SOPB
|
---|
48 | PORT OPB_seqAddr = OPB_seqAddr, DIR = I, BUS = SOPB
|
---|
49 |
|
---|
50 | PORT radio1_SHDN = "", DIR = O
|
---|
51 | PORT radio1_TxEn = "", DIR = O
|
---|
52 | PORT radio1_RxEn = "", DIR = O
|
---|
53 | PORT radio1_RxHP = "", DIR = O
|
---|
54 | PORT radio1_LD = "", DIR = I
|
---|
55 | PORT radio1_24PA = "", DIR = O
|
---|
56 | PORT radio1_5PA = "", DIR = O
|
---|
57 | PORT radio1_ANTSW = "", DIR = O, VEC = [0:1]
|
---|
58 | PORT radio1_LED = "", DIR = O, VEC = [0:2]
|
---|
59 | PORT radio1_ADC_RX_DCS = "", DIR = O
|
---|
60 | PORT radio1_ADC_RX_DFS = "", DIR = O
|
---|
61 | PORT radio1_ADC_RX_OTRA = "", DIR = I
|
---|
62 | PORT radio1_ADC_RX_OTRB = "", DIR = I
|
---|
63 | PORT radio1_ADC_RX_PWDNA = "", DIR = O
|
---|
64 | PORT radio1_ADC_RX_PWDNB = "", DIR = O
|
---|
65 | PORT radio1_DIPSW = "", DIR = I, VEC = [0:3]
|
---|
66 | PORT radio1_RSSI_ADC_CLAMP = "", DIR = O
|
---|
67 | PORT radio1_RSSI_ADC_HIZ = "", DIR = O
|
---|
68 | PORT radio1_RSSI_ADC_OTR = "", DIR = I
|
---|
69 | PORT radio1_RSSI_ADC_SLEEP = "", DIR = O
|
---|
70 | PORT radio1_RSSI_ADC_D = "", DIR = I, VEC = [0:9]
|
---|
71 | PORT radio1_TX_DAC_PLL_LOCK = "", DIR = I
|
---|
72 | PORT radio1_TX_DAC_RESET = "", DIR = O
|
---|
73 | PORT radio2_SHDN = "", DIR = O
|
---|
74 | PORT radio2_TxEn = "", DIR = O
|
---|
75 | PORT radio2_RxEn = "", DIR = O
|
---|
76 | PORT radio2_RxHP = "", DIR = O
|
---|
77 | PORT radio2_LD = "", DIR = I
|
---|
78 | PORT radio2_24PA = "", DIR = O
|
---|
79 | PORT radio2_5PA = "", DIR = O
|
---|
80 | PORT radio2_ANTSW = "", DIR = O, VEC = [0:1]
|
---|
81 | PORT radio2_LED = "", DIR = O, VEC = [0:2]
|
---|
82 | PORT radio2_ADC_RX_DCS = "", DIR = O
|
---|
83 | PORT radio2_ADC_RX_DFS = "", DIR = O
|
---|
84 | PORT radio2_ADC_RX_OTRA = "", DIR = I
|
---|
85 | PORT radio2_ADC_RX_OTRB = "", DIR = I
|
---|
86 | PORT radio2_ADC_RX_PWDNA = "", DIR = O
|
---|
87 | PORT radio2_ADC_RX_PWDNB = "", DIR = O
|
---|
88 | PORT radio2_DIPSW = "", DIR = I, VEC = [0:3]
|
---|
89 | PORT radio2_RSSI_ADC_CLAMP = "", DIR = O
|
---|
90 | PORT radio2_RSSI_ADC_HIZ = "", DIR = O
|
---|
91 | PORT radio2_RSSI_ADC_OTR = "", DIR = I
|
---|
92 | PORT radio2_RSSI_ADC_SLEEP = "", DIR = O
|
---|
93 | PORT radio2_RSSI_ADC_D = "", DIR = I, VEC = [0:9]
|
---|
94 | PORT radio2_TX_DAC_PLL_LOCK = "", DIR = I
|
---|
95 | PORT radio2_TX_DAC_RESET = "", DIR = O
|
---|
96 | PORT radio3_SHDN = "", DIR = O
|
---|
97 | PORT radio3_TxEn = "", DIR = O
|
---|
98 | PORT radio3_RxEn = "", DIR = O
|
---|
99 | PORT radio3_RxHP = "", DIR = O
|
---|
100 | PORT radio3_LD = "", DIR = I
|
---|
101 | PORT radio3_24PA = "", DIR = O
|
---|
102 | PORT radio3_5PA = "", DIR = O
|
---|
103 | PORT radio3_ANTSW = "", DIR = O, VEC = [0:1]
|
---|
104 | PORT radio3_LED = "", DIR = O, VEC = [0:2]
|
---|
105 | PORT radio3_ADC_RX_DCS = "", DIR = O
|
---|
106 | PORT radio3_ADC_RX_DFS = "", DIR = O
|
---|
107 | PORT radio3_ADC_RX_OTRA = "", DIR = I
|
---|
108 | PORT radio3_ADC_RX_OTRB = "", DIR = I
|
---|
109 | PORT radio3_ADC_RX_PWDNA = "", DIR = O
|
---|
110 | PORT radio3_ADC_RX_PWDNB = "", DIR = O
|
---|
111 | PORT radio3_DIPSW = "", DIR = I, VEC = [0:3]
|
---|
112 | PORT radio3_RSSI_ADC_CLAMP = "", DIR = O
|
---|
113 | PORT radio3_RSSI_ADC_HIZ = "", DIR = O
|
---|
114 | PORT radio3_RSSI_ADC_OTR = "", DIR = I
|
---|
115 | PORT radio3_RSSI_ADC_SLEEP = "", DIR = O
|
---|
116 | PORT radio3_RSSI_ADC_D = "", DIR = I, VEC = [0:9]
|
---|
117 | PORT radio3_TX_DAC_PLL_LOCK = "", DIR = I
|
---|
118 | PORT radio3_TX_DAC_RESET = "", DIR = O
|
---|
119 | PORT radio4_SHDN = "", DIR = O
|
---|
120 | PORT radio4_TxEn = "", DIR = O
|
---|
121 | PORT radio4_RxEn = "", DIR = O
|
---|
122 | PORT radio4_RxHP = "", DIR = O
|
---|
123 | PORT radio4_LD = "", DIR = I
|
---|
124 | PORT radio4_24PA = "", DIR = O
|
---|
125 | PORT radio4_5PA = "", DIR = O
|
---|
126 | PORT radio4_ANTSW = "", DIR = O, VEC = [0:1]
|
---|
127 | PORT radio4_LED = "", DIR = O, VEC = [0:2]
|
---|
128 | PORT radio4_ADC_RX_DCS = "", DIR = O
|
---|
129 | PORT radio4_ADC_RX_DFS = "", DIR = O
|
---|
130 | PORT radio4_ADC_RX_OTRA = "", DIR = I
|
---|
131 | PORT radio4_ADC_RX_OTRB = "", DIR = I
|
---|
132 | PORT radio4_ADC_RX_PWDNA = "", DIR = O
|
---|
133 | PORT radio4_ADC_RX_PWDNB = "", DIR = O
|
---|
134 | PORT radio4_DIPSW = "", DIR = I, VEC = [0:3]
|
---|
135 | PORT radio4_RSSI_ADC_CLAMP = "", DIR = O
|
---|
136 | PORT radio4_RSSI_ADC_HIZ = "", DIR = O
|
---|
137 | PORT radio4_RSSI_ADC_OTR = "", DIR = I
|
---|
138 | PORT radio4_RSSI_ADC_SLEEP = "", DIR = O
|
---|
139 | PORT radio4_RSSI_ADC_D = "", DIR = I, VEC = [0:9]
|
---|
140 | PORT radio4_TX_DAC_PLL_LOCK = "", DIR = I
|
---|
141 | PORT radio4_TX_DAC_RESET = "", DIR = O
|
---|
142 |
|
---|
143 |
|
---|
144 | END
|
---|