Last change
on this file was
1733,
checked in by murphpo, 12 years ago
|
Updated PHY model with two fec_decoder black boxes and sim mux to select between them for sim/implementation. Also added script for generating simulation-only verilog for fec_decoder. All this is workaround for MATLAB crashing during simulation due to a bug in isim/Sysgen 13.4 that's under investigation by Xilinx.
|
File size:
1.6 KB
|
Rev | Line | |
---|
[1733] | 1 | bb_simgen.bat |
---|
| 2 | |
---|
| 3 | You only need to use this script if you make changes to the FEC decoder Verilog source code. |
---|
| 4 | |
---|
| 5 | This script is part of a workaround for a bug in System Generator 13.3/13.4 that causes a |
---|
| 6 | MATLAB crash during simulation of the PHY model. The crash is somehow triggered by the HDL |
---|
| 7 | simulation of the FEC decoder. Replacing the source HDL with a NGC->Verilog netlist bypasses the crash. |
---|
| 8 | |
---|
| 9 | This script implements two steps: |
---|
| 10 | 1) Generates an NGC netlist for fec_decoder_top.v/fec_decoder_rest.v |
---|
| 11 | 2) Converts the new NGC netlist into a Verilog netlist for simulation |
---|
| 12 | |
---|
| 13 | The netlist generated by this script should be used only in simulation. The original Verilog |
---|
| 14 | source should be used when generating a pcore. The latest PHY model includes a simulation |
---|
| 15 | multiplexer to automate this, using fec_decoder_top.v for implementation and fec_decoder_simOnly.v |
---|
| 16 | for simulation. |
---|
| 17 | |
---|
| 18 | Usage: |
---|
| 19 | 1) Copy your modified Verilog files, this script and its associated files (*bat *prj *opt) to a new directory. |
---|
| 20 | |
---|
| 21 | 2) Launch a Xilinx shell and cd to that directory. |
---|
| 22 | |
---|
| 23 | 3) Run 'bb_simgen.bat'; the script will run for a few minutes and generate a bunch of intermediate files/folders. |
---|
| 24 | |
---|
| 25 | 4) Copy the new Verilog file (fec_decoder_simOnly.v) to the PHY directory, replacing the existing file. |
---|
| 26 | |
---|
| 27 | 5) Copy your modified source HDL (fec_decoder_top.v / fec_decoder_rest.v) to the PHY directory, replacing the existing files. |
---|
| 28 | |
---|
| 29 | 6) If you changed any ports in the HDL you must update BOTH _config.m scripts for the Sysgen black boxes and |
---|
| 30 | update the corresponding wires/ports in the Sysgen model |
---|
| 31 | |
---|
| 32 | |
---|
| 33 | Special thanks to Brian Wiec at Xilinx for figuring out this workaround for the Sysgen crash. |
---|
Note: See
TracBrowser
for help on using the repository browser.