Changes between Initial Version and Version 1 of HardwareUsersGuides/FMC-RF-2X245/EEPROM


Ignore:
Timestamp:
Dec 12, 2012, 11:37:24 AM (9 years ago)
Author:
murphpo
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • HardwareUsersGuides/FMC-RF-2X245/EEPROM

    v1 v1  
     1[[TracNav(HardwareUsersGuides/FMC-RF-2X245/TOC)]]
     2== FMC-RF-2X245 User Guide: EEPROM ==
     3
     4The FMC-RF-2X245 board includes a 128 Kbit IIC EEPROM. This device is non-volatile, retaining its data indefinitely even when power is removed. The FPGA must act as the IIC master to read and write data in the EEPROM. For details of the EEPROM IIC requirements and other specs, refer to the device datasheet ([http://www.micron.com/~/media/Documents/Products/Data%20Sheet/NOR%20Flash/5975M25P128.pdf Numonyx M25P128]).
     5
     6The write protect pin on the EEPROM is disabled. As a result the full EEPROM is readable and writable from user applications.
     7
     8The [wiki:/cores/w3_iic_eeprom w3_iic_eeprom] core is available for reading and writing the EEPROM from user code.
     9
     10The IIC EEPROM clock and data lines are tied to the dedicated IIC pins on the FMC header, labeled SDA and SCL in the FMC spec. The EEPROM is powered by the FMC 3P3VAUX FMC power pins (nominally 3.3v; the 24AA128 works with VCC in 1.7-5.5v). The IIC clock and data signals also operate at 3P3VAUX, per the FMC spec. FMC carriers which cannot use 3.3v IO (like WARP v3) must implement level shifting for the IIC lines on the carrier board.
     11
     12=== EEPROM Defaults ===
     13
     14During manufacturing some board-specific values are written to the top few bytes of the EEPROM. The EEPROM driver provides functions for reading these values in your applications.
     15
     16Please note the EEPROM does '''not''' implement any write protection. It is possible to overwrite these values from user code. We recommend you use the lowest addresses (i.e. starting at byte 0) for any application-specific EEPROM values to avoid overwriting the defaults described below.
     17
     18The default EEPROM contents are:
     19 * '''Tx DC offset calibration''': DCO values (16-bit value per I/Q per RF interface) calibrated during manufacturing that can be applied at run-time to minimize the effects of LO leakage in transmitted signals
     20 * '''Board serial number''': the numeric part of the FMC-RF-2X245 board serial number (the last five digits of the FMC-x-NNNNN label), stored as 24-bit value
     21
     22||= '''Byte Addr''' =||= '''Value''' =||
     23|| 16364 || TxDCO_RFA_I![7:0] ||
     24|| 16365 || TxDCO_RFA_I![15:8] ||
     25|| 16366 || TxDCO_RFA_Q![7:0] ||
     26|| 16367 || TxDCO_RFA_Q![15:8] ||
     27|| 16368 || TxDCO_RFB_I![7:0] ||
     28|| 16369 || TxDCO_RFB_I![15:8] ||
     29|| 16370 || TxDCO_RFB_Q![7:0] ||
     30|| 16371 || TxDCO_RFB_Q![15:8] ||
     31|| 16372 || Board Serial Number Byte 0 (LSB) ||
     32|| 16373 || Board Serial Number Byte 1 ||
     33|| 16374 || Board Serial Number Byte 2 (MSB) ||
     34|| 16375 || Reserved ||
     35|| 16376 || Reserved ||
     36|| 16377 || Reserved ||
     37|| 16378 || Reserved ||
     38|| 16379 || Reserved ||
     39|| 16380 || Reserved ||
     40|| 16381 || Reserved ||
     41|| 16382 || Reserved ||
     42|| 16383 || Reserved ||
     43
     44'''Note:''' the assignment of addresses here is matches those for the WARP v3 on-board EEPROM, hence the currently unused block ("reserved" bytes 16375-16383).