1 | | == WARP FPGA Board v1.2 Users Guide == |
2 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/Overview Overview] |
3 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/Power Power] |
4 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/FPGAConfig FPGA Configuration] |
5 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/DaughtercardSlots Daughtercard Slots] |
6 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/UserIO User I/O] |
7 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/OtherIO Other I/O] |
8 | | * [wiki:HardwareUsersGuides/FPGABoard_v1.2/MGTs Multi-Gigabit Transceivers] |
| 1 | [[TracNav(HardwareUsersGuides/FPGABoard_v1.2/TOC)]] |
| 2 | == WARP FPGA Board Overview == |
| 6 | {{{ |
| 7 | #!html |
| 8 | <map name="GraffleExport"> |
| 9 | <area shape=rect coords="178,6,300,61" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/FPGAConfig"> |
| 10 | <area shape=rect coords="178,222,300,277" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/FPGAConfig"> |
| 11 | <area shape=rect coords="10,222,132,277" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/Clocking"> |
| 12 | <area shape=rect coords="346,222,468,277" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/MGTs"> |
| 13 | <area shape=rect coords="10,150,132,205" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/UserIO"> |
| 14 | <area shape=rect coords="10,78,132,133" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/OtherIO"> |
| 15 | <area shape=rect coords="10,6,132,61" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/OtherIO"> |
| 16 | <area shape=rect coords="346,150,468,205" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/OtherIO"> |
| 17 | <area shape=rect coords="346,6,468,61" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/Memory"> |
| 18 | <area shape=rect coords="346,78,468,133" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/DaughtercardSlots"> |
| 19 | <area shape=rect coords="172,102,306,181" href="/trac/wiki/HardwareUsersGuides/FPGABoard_v1.2/FPGA"> |
| 20 | </map> |
| 21 | |
| 22 | <table border=0> |
| 23 | <tr valign=middle> |
| 24 | <td align=center> |
| 25 | <a style="padding:0; border:none" href="/trac/attachment/wiki/HardwareUsersGuides/FPGABoard_v1.2/Images/FPGA_Board_small.jpg"><img src="/trac/attachment/wiki/HardwareUsersGuides/FPGABoard_v1.2/Images/FPGA_Board_small.jpg?format=raw" align=right/></a> |
| 26 | </td> |
| 27 | <td align=center> |
| 28 | <a style="padding:0; border:none" href="/trac/attachment/wiki/HardwareUsersGuides/FPGABoard_v1.2/Images/FPGA_Board_BlockDiag.jpg"><img src="/trac/attachment/wiki/HardwareUsersGuides/FPGABoard_v1.2/Images/FPGA_Board_BlockDiag.jpg?format=raw" usemap="#GraffleExport" align=left/></a> |
| 29 | </td></tr></table> |
| 30 | }}} |
| 31 | |
| 32 | === ESD Warning === |
| 33 | Nearly every component on the FPGA board is sensitive to electrostatic discharge (ESD). Users must take appropriate precautions when touching the board. We ''strongly'' recomment anti-static mats and grounded wrist straps be used at all times when handling all WARP hardware. |