Changes between Version 7 and Version 8 of HardwareUsersGuides/WARPv3/Ethernet


Ignore:
Timestamp:
Feb 5, 2014, 9:54:39 AM (8 years ago)
Author:
murphpo
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • HardwareUsersGuides/WARPv3/Ethernet

    v7 v8  
    55
    66== Ethernet PHY ==
    7 Both Ethernet ports are connected a Marvell 88E1121R dual Ethernet PHY. The 88E1121R implements two tri-speed Ethernet PHY cores. Each PHY core has a dedicated MII port, connected to the RJ-45 jack on the board, and RGMII port, connected to the FPGA.
     7Both Ethernet ports are connected a Marvell 88E1121R dual Ethernet PHY. The 88E1121R implements two tri-speed Ethernet PHY cores. Each PHY core has a dedicated MDI port, connected to the RJ-45 jack on the board, and RGMII port, connected to the FPGA.
    88
    99Each PHY also has a dedicated MDIO port for exchanging configuration information with the Ethernet MAC. Each MDIO port is connected to dedicated FPGA pins for totally independent operation of the two interfaces. MDIO access requires a 5-bit address. It is important to use the correct PHY address when accessing registers via MDIO. You should not use address 0, the MDIO broadcast address, to avoid conflicts with Ethernet circuits inside the FPGA that may respond to broadcast MDIO transactions.