Changes between Version 46 and Version 47 of WARPLab/Downloads
- Timestamp:
- Jul 10, 2013, 10:52:17 PM (11 years ago)
Legend:
- Unmodified
- Added
- Removed
- Modified
-
WARPLab/Downloads
v46 v47 17 17 * Updated Ethernet A interface from AXI FIFO to AXI DMA 18 18 * Updated [wiki:WARPLab/FPGAArchitecture/WARPLAB_7_2_0 FPGA HW design] 19 * Added support for 1GB of DDR to reference design19 * Added axi_v6_ddrx core to WARP v3 ref design for access to DDR3 SO-DIMM (limited to 1GB address space) 20 20 * Updated bus architecture to improve performance 21 21 * Updated Trigger Manager to reduce input delay jitter. '''Adds 1 additional cycle of latency to all Trigger Manager debug inputs.''' 22 * Updated [wiki: WARPlab/Examples/8x2Array 8x2 Multi-node Array] example to reflect additional latency22 * Updated [wiki:../Examples/8x2Array 8x2 Multi-node Array] example to reflect additional latency 23 23 * Added additional mode to wl_ver: 24 24 * Ability to pass a string as an argument to wl_ver. Will issue a warning if the current framework is newer than the version. Will issue an error if the current framework is older than the version.