[1927] | 1 | ###################################################################
|
---|
| 2 | ##
|
---|
| 3 | ## Name : w3_ad_controller_axi
|
---|
| 4 | ## Desc : Microprocessor Peripheral Description
|
---|
| 5 | ## : Automatically generated by PsfUtility
|
---|
| 6 | ##
|
---|
| 7 | ###################################################################
|
---|
| 8 |
|
---|
| 9 | BEGIN w3_ad_controller_axi
|
---|
| 10 |
|
---|
| 11 | ## Peripheral Options
|
---|
| 12 | OPTION IPTYPE = PERIPHERAL
|
---|
| 13 | OPTION IMP_NETLIST = TRUE
|
---|
| 14 | OPTION HDL = MIXED
|
---|
| 15 | OPTION IP_GROUP = MICROBLAZE:USER
|
---|
| 16 | OPTION ARCH_SUPPORT_MAP = (virtex6=DEVELOPMENT)
|
---|
| 17 | OPTION DESC = WARP v3 AD Controller (AXI)
|
---|
| 18 | OPTION LONG_DESC="Implements SPI master and other logic for configuring the AD9963 ADCs/DACs on the WARP v3 board and FMC-RF-2X245 module"
|
---|
| 19 |
|
---|
| 20 | IO_INTERFACE IO_IF = RFA_AD, IO_TYPE = W3_RF_AD_V1
|
---|
| 21 | IO_INTERFACE IO_IF = RFB_AD, IO_TYPE = W3_RF_AD_V1
|
---|
| 22 | IO_INTERFACE IO_IF = RFC_AD, IO_TYPE = W3_RF_AD_V1
|
---|
| 23 | IO_INTERFACE IO_IF = RFD_AD, IO_TYPE = W3_RF_AD_V1
|
---|
| 24 |
|
---|
| 25 | ## Bus Interfaces
|
---|
| 26 | BUS_INTERFACE BUS = S_AXI, BUS_STD = AXI, BUS_TYPE = SLAVE
|
---|
| 27 |
|
---|
| 28 | ## Generics for VHDL or Parameters for Verilog
|
---|
| 29 | PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
|
---|
| 30 | PARAMETER C_S_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
|
---|
| 31 | PARAMETER C_S_AXI_MIN_SIZE = 0x000001ff, DT = std_logic_vector, BUS = S_AXI
|
---|
| 32 | PARAMETER C_USE_WSTRB = 0, DT = INTEGER
|
---|
| 33 | PARAMETER C_DPHASE_TIMEOUT = 0, DT = INTEGER
|
---|
| 34 | PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI
|
---|
| 35 | PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI
|
---|
| 36 | PARAMETER C_FAMILY = virtex6, DT = STRING
|
---|
| 37 | PARAMETER C_NUM_REG = 1, DT = INTEGER
|
---|
| 38 | PARAMETER C_NUM_MEM = 1, DT = INTEGER
|
---|
| 39 | PARAMETER C_SLV_AWIDTH = 32, DT = INTEGER
|
---|
| 40 | PARAMETER C_SLV_DWIDTH = 32, DT = INTEGER
|
---|
| 41 | PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, DT = STRING, BUS = S_AXI
|
---|
| 42 |
|
---|
| 43 | ## Ports
|
---|
| 44 | PORT S_AXI_ACLK = "", DIR = I, SIGIS = CLK, BUS = S_AXI
|
---|
| 45 | PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI
|
---|
| 46 | PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 47 | PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI
|
---|
| 48 | PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 49 | PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 50 | PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI
|
---|
| 51 | PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI
|
---|
| 52 | PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 53 | PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI
|
---|
| 54 | PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI
|
---|
| 55 | PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI
|
---|
| 56 | PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 57 | PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI
|
---|
| 58 | PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI
|
---|
| 59 | PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI
|
---|
| 60 | PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI
|
---|
| 61 | PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI
|
---|
| 62 | PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI
|
---|
| 63 |
|
---|
| 64 | PORT RFA_AD_spi_sclk = "", DIR = O, IO_IF=RFA_AD, IO_IS=RFA_AD_spi_sclk
|
---|
| 65 | PORT RFA_AD_spi_cs_n = "", DIR = O, IO_IF=RFA_AD, IO_IS=RFA_AD_spi_cs_n
|
---|
| 66 | PORT RFA_AD_reset_n = "", DIR = O, IO_IF=RFA_AD, IO_IS=RFA_AD_reset_n
|
---|
| 67 | PORT RFA_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFA_AD, IO_IS=RFA_AD_spi_sdio
|
---|
| 68 |
|
---|
| 69 | PORT RFB_AD_spi_sclk = "", DIR = O, IO_IF=RFB_AD, IO_IS=RFB_AD_spi_sclk
|
---|
| 70 | PORT RFB_AD_spi_cs_n = "", DIR = O, IO_IF=RFB_AD, IO_IS=RFB_AD_spi_cs_n
|
---|
| 71 | PORT RFB_AD_reset_n = "", DIR = O, IO_IF=RFB_AD, IO_IS=RFB_AD_reset_n
|
---|
| 72 | PORT RFB_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFB_AD, IO_IS=RFB_AD_spi_sdio
|
---|
| 73 |
|
---|
| 74 | PORT RFC_AD_spi_sclk = "", DIR = O, IO_IF=RFC_AD, IO_IS=RFC_AD_spi_sclk
|
---|
| 75 | PORT RFC_AD_spi_cs_n = "", DIR = O, IO_IF=RFC_AD, IO_IS=RFC_AD_spi_cs_n
|
---|
| 76 | PORT RFC_AD_reset_n = "", DIR = O, IO_IF=RFC_AD, IO_IS=RFC_AD_reset_n
|
---|
| 77 | PORT RFC_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFC_AD, IO_IS=RFC_AD_spi_sdio
|
---|
| 78 |
|
---|
| 79 | PORT RFD_AD_spi_sclk = "", DIR = O, IO_IF=RFD_AD, IO_IS=RFD_AD_spi_sclk
|
---|
| 80 | PORT RFD_AD_spi_cs_n = "", DIR = O, IO_IF=RFD_AD, IO_IS=RFD_AD_spi_cs_n
|
---|
| 81 | PORT RFD_AD_reset_n = "", DIR = O, IO_IF=RFD_AD, IO_IS=RFD_AD_reset_n
|
---|
| 82 | PORT RFD_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFD_AD, IO_IS=RFD_AD_spi_sdio
|
---|
| 83 |
|
---|
| 84 | END
|
---|