1 | ###################################################################
|
---|
2 | ##
|
---|
3 | ## Name : warp_ad_controller
|
---|
4 | ## Desc : Microprocessor Peripheral Description
|
---|
5 | ## : Automatically generated by PsfUtility
|
---|
6 | ##
|
---|
7 | ###################################################################
|
---|
8 |
|
---|
9 | BEGIN w3_ad_controller
|
---|
10 |
|
---|
11 | ## Peripheral Options
|
---|
12 | OPTION IPTYPE = PERIPHERAL
|
---|
13 | OPTION IMP_NETLIST = TRUE
|
---|
14 | OPTION HDL = MIXED
|
---|
15 | OPTION IP_GROUP = MICROBLAZE:PPC:USER
|
---|
16 | OPTION ARCH_SUPPORT_MAP = (virtex6=DEVELOPMENT)
|
---|
17 | OPTION DESC = WARP v3 AD Controller (PLB)
|
---|
18 | OPTION LONG_DESC="Implements SPI master and other logic for configuring the AD9963 ADCs/DACs on the WARP v3 board and FMC-RF-2X245 module"
|
---|
19 |
|
---|
20 | IO_INTERFACE IO_IF = RFA_AD, IO_TYPE = W3_RF_AD_V1
|
---|
21 | IO_INTERFACE IO_IF = RFB_AD, IO_TYPE = W3_RF_AD_V1
|
---|
22 | IO_INTERFACE IO_IF = RFC_AD, IO_TYPE = W3_RF_AD_V1
|
---|
23 | IO_INTERFACE IO_IF = RFD_AD, IO_TYPE = W3_RF_AD_V1
|
---|
24 |
|
---|
25 | ## Bus Interfaces
|
---|
26 | BUS_INTERFACE BUS = SPLB, BUS_STD = PLBV46, BUS_TYPE = SLAVE
|
---|
27 |
|
---|
28 | ## Generics for VHDL or Parameters for Verilog
|
---|
29 | PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = SPLB
|
---|
30 | PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = SPLB
|
---|
31 | PARAMETER C_SPLB_AWIDTH = 32, DT = INTEGER, BUS = SPLB, ASSIGNMENT = CONSTANT
|
---|
32 | PARAMETER C_SPLB_DWIDTH = 128, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128)
|
---|
33 | PARAMETER C_SPLB_NUM_MASTERS = 8, DT = INTEGER, BUS = SPLB, RANGE = (1:16)
|
---|
34 | PARAMETER C_SPLB_MID_WIDTH = 3, DT = INTEGER, BUS = SPLB, RANGE = (1:4)
|
---|
35 | PARAMETER C_SPLB_NATIVE_DWIDTH = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128), ASSIGNMENT = CONSTANT
|
---|
36 | PARAMETER C_SPLB_P2P = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1)
|
---|
37 | PARAMETER C_SPLB_SUPPORT_BURSTS = 0, DT = INTEGER, BUS = SPLB, RANGE = (0, 1), ASSIGNMENT = CONSTANT
|
---|
38 | PARAMETER C_SPLB_SMALLEST_MASTER = 32, DT = INTEGER, BUS = SPLB, RANGE = (32, 64, 128)
|
---|
39 | PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS = SPLB
|
---|
40 | PARAMETER C_INCLUDE_DPHASE_TIMER = 0, DT = INTEGER, RANGE = (0, 1)
|
---|
41 | PARAMETER C_FAMILY = virtex6, DT = STRING
|
---|
42 |
|
---|
43 | ## Ports
|
---|
44 | PORT SPLB_Clk = "", DIR = I, SIGIS = CLK, BUS = SPLB
|
---|
45 | PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB
|
---|
46 | PORT PLB_ABus = PLB_ABus, DIR = I, VEC = [0:31], BUS = SPLB
|
---|
47 | PORT PLB_UABus = PLB_UABus, DIR = I, VEC = [0:31], BUS = SPLB
|
---|
48 | PORT PLB_PAValid = PLB_PAValid, DIR = I, BUS = SPLB
|
---|
49 | PORT PLB_SAValid = PLB_SAValid, DIR = I, BUS = SPLB
|
---|
50 | PORT PLB_rdPrim = PLB_rdPrim, DIR = I, BUS = SPLB
|
---|
51 | PORT PLB_wrPrim = PLB_wrPrim, DIR = I, BUS = SPLB
|
---|
52 | PORT PLB_masterID = PLB_masterID, DIR = I, VEC = [0:(C_SPLB_MID_WIDTH-1)], BUS = SPLB
|
---|
53 | PORT PLB_abort = PLB_abort, DIR = I, BUS = SPLB
|
---|
54 | PORT PLB_busLock = PLB_busLock, DIR = I, BUS = SPLB
|
---|
55 | PORT PLB_RNW = PLB_RNW, DIR = I, BUS = SPLB
|
---|
56 | PORT PLB_BE = PLB_BE, DIR = I, VEC = [0:((C_SPLB_DWIDTH/8)-1)], BUS = SPLB
|
---|
57 | PORT PLB_MSize = PLB_MSize, DIR = I, VEC = [0:1], BUS = SPLB
|
---|
58 | PORT PLB_size = PLB_size, DIR = I, VEC = [0:3], BUS = SPLB
|
---|
59 | PORT PLB_type = PLB_type, DIR = I, VEC = [0:2], BUS = SPLB
|
---|
60 | PORT PLB_lockErr = PLB_lockErr, DIR = I, BUS = SPLB
|
---|
61 | PORT PLB_wrDBus = PLB_wrDBus, DIR = I, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB
|
---|
62 | PORT PLB_wrBurst = PLB_wrBurst, DIR = I, BUS = SPLB
|
---|
63 | PORT PLB_rdBurst = PLB_rdBurst, DIR = I, BUS = SPLB
|
---|
64 | PORT PLB_wrPendReq = PLB_wrPendReq, DIR = I, BUS = SPLB
|
---|
65 | PORT PLB_rdPendReq = PLB_rdPendReq, DIR = I, BUS = SPLB
|
---|
66 | PORT PLB_wrPendPri = PLB_wrPendPri, DIR = I, VEC = [0:1], BUS = SPLB
|
---|
67 | PORT PLB_rdPendPri = PLB_rdPendPri, DIR = I, VEC = [0:1], BUS = SPLB
|
---|
68 | PORT PLB_reqPri = PLB_reqPri, DIR = I, VEC = [0:1], BUS = SPLB
|
---|
69 | PORT PLB_TAttribute = PLB_TAttribute, DIR = I, VEC = [0:15], BUS = SPLB
|
---|
70 | PORT Sl_addrAck = Sl_addrAck, DIR = O, BUS = SPLB
|
---|
71 | PORT Sl_SSize = Sl_SSize, DIR = O, VEC = [0:1], BUS = SPLB
|
---|
72 | PORT Sl_wait = Sl_wait, DIR = O, BUS = SPLB
|
---|
73 | PORT Sl_rearbitrate = Sl_rearbitrate, DIR = O, BUS = SPLB
|
---|
74 | PORT Sl_wrDAck = Sl_wrDAck, DIR = O, BUS = SPLB
|
---|
75 | PORT Sl_wrComp = Sl_wrComp, DIR = O, BUS = SPLB
|
---|
76 | PORT Sl_wrBTerm = Sl_wrBTerm, DIR = O, BUS = SPLB
|
---|
77 | PORT Sl_rdDBus = Sl_rdDBus, DIR = O, VEC = [0:(C_SPLB_DWIDTH-1)], BUS = SPLB
|
---|
78 | PORT Sl_rdWdAddr = Sl_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB
|
---|
79 | PORT Sl_rdDAck = Sl_rdDAck, DIR = O, BUS = SPLB
|
---|
80 | PORT Sl_rdComp = Sl_rdComp, DIR = O, BUS = SPLB
|
---|
81 | PORT Sl_rdBTerm = Sl_rdBTerm, DIR = O, BUS = SPLB
|
---|
82 | PORT Sl_MBusy = Sl_MBusy, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
|
---|
83 | PORT Sl_MWrErr = Sl_MWrErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
|
---|
84 | PORT Sl_MRdErr = Sl_MRdErr, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
|
---|
85 | PORT Sl_MIRQ = Sl_MIRQ, DIR = O, VEC = [0:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
|
---|
86 |
|
---|
87 |
|
---|
88 | PORT RFA_AD_spi_sclk = "", DIR = O, IO_IF=RFA_AD, IO_IS=RFA_AD_spi_sclk
|
---|
89 | PORT RFA_AD_spi_cs_n = "", DIR = O, IO_IF=RFA_AD, IO_IS=RFA_AD_spi_cs_n
|
---|
90 | PORT RFA_AD_reset_n = "", DIR = O, IO_IF=RFA_AD, IO_IS=RFA_AD_reset_n
|
---|
91 | PORT RFA_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFA_AD, IO_IS=RFA_AD_spi_sdio
|
---|
92 |
|
---|
93 | PORT RFB_AD_spi_sclk = "", DIR = O, IO_IF=RFB_AD, IO_IS=RFB_AD_spi_sclk
|
---|
94 | PORT RFB_AD_spi_cs_n = "", DIR = O, IO_IF=RFB_AD, IO_IS=RFB_AD_spi_cs_n
|
---|
95 | PORT RFB_AD_reset_n = "", DIR = O, IO_IF=RFB_AD, IO_IS=RFB_AD_reset_n
|
---|
96 | PORT RFB_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFB_AD, IO_IS=RFB_AD_spi_sdio
|
---|
97 |
|
---|
98 | PORT RFC_AD_spi_sclk = "", DIR = O, IO_IF=RFC_AD, IO_IS=RFC_AD_spi_sclk
|
---|
99 | PORT RFC_AD_spi_cs_n = "", DIR = O, IO_IF=RFC_AD, IO_IS=RFC_AD_spi_cs_n
|
---|
100 | PORT RFC_AD_reset_n = "", DIR = O, IO_IF=RFC_AD, IO_IS=RFC_AD_reset_n
|
---|
101 | PORT RFC_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFC_AD, IO_IS=RFC_AD_spi_sdio
|
---|
102 |
|
---|
103 | PORT RFD_AD_spi_sclk = "", DIR = O, IO_IF=RFD_AD, IO_IS=RFD_AD_spi_sclk
|
---|
104 | PORT RFD_AD_spi_cs_n = "", DIR = O, IO_IF=RFD_AD, IO_IS=RFD_AD_spi_cs_n
|
---|
105 | PORT RFD_AD_reset_n = "", DIR = O, IO_IF=RFD_AD, IO_IS=RFD_AD_reset_n
|
---|
106 | PORT RFD_AD_spi_sdio = "", DIR = IO, THREE_STATE = FALSE, IO_IF=RFD_AD, IO_IS=RFD_AD_spi_sdio
|
---|
107 |
|
---|
108 |
|
---|
109 | END
|
---|