[4287] | 1 | ###################################################################
|
---|
| 2 | ##
|
---|
| 3 | ## Name : w3_clock_controller_axi
|
---|
| 4 | ## Desc : Microprocessor Peripheral Description
|
---|
| 5 | ## : Automatically generated by PsfUtility
|
---|
| 6 | ##
|
---|
| 7 | ###################################################################
|
---|
| 8 |
|
---|
| 9 | BEGIN w3_clock_controller_axi
|
---|
| 10 |
|
---|
| 11 | ## Peripheral Options
|
---|
| 12 | OPTION IPTYPE = PERIPHERAL
|
---|
| 13 | OPTION IMP_NETLIST = TRUE
|
---|
| 14 | OPTION HDL = MIXED
|
---|
| 15 | OPTION IP_GROUP = MICROBLAZE:USER
|
---|
| 16 | OPTION DESC = W3_CLOCK_CONTROLLER_AXI
|
---|
| 17 | OPTION ARCH_SUPPORT_MAP = (virtex6=DEVELOPMENT)
|
---|
| 18 | OPTION LONG_DESC="Implements SPI master and other logic for configuring the AD9512 clock buffers on the WARP v3 board. This core also supports the CM-MMCX and CM-PLL clock modules for WARP v3."
|
---|
| 19 |
|
---|
| 20 | IO_INTERFACE IO_IF = clk_buffer_SPI, IO_TYPE = W3_CLKCONFIG_V1
|
---|
| 21 | IO_INTERFACE IO_IF = usr_gpio, IO_TYPE = W3_CLKCONFIG_V1
|
---|
| 22 | IO_INTERFACE IO_IF = at_boot_config, IO_TYPE = W3_CLKCONFIG_V1
|
---|
| 23 | IO_INTERFACE IO_IF = clk_mod_IO, IO_TYPE = W3_CLKCONFIG_V1
|
---|
[4296] | 24 | IO_INTERFACE IO_IF = IIC, IO_TYPE = W3_CLKCONFIG_V1
|
---|
| 25 | IO_INTERFACE IO_IF = UART, IO_TYPE = W3_CLKCONFIG_V1
|
---|
[4287] | 26 |
|
---|
| 27 | ## Bus Interfaces
|
---|
| 28 | BUS_INTERFACE BUS = S_AXI, BUS_STD = AXI, BUS_TYPE = SLAVE
|
---|
| 29 |
|
---|
| 30 | ## Generics for VHDL or Parameters for Verilog
|
---|
| 31 | PARAMETER C_S_AXI_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
|
---|
| 32 | PARAMETER C_S_AXI_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI, ASSIGNMENT = CONSTANT
|
---|
| 33 | PARAMETER C_S_AXI_MIN_SIZE = 0x000001ff, DT = std_logic_vector, BUS = S_AXI
|
---|
| 34 | PARAMETER C_USE_WSTRB = 0, DT = INTEGER
|
---|
| 35 | PARAMETER C_DPHASE_TIMEOUT = 0, DT = INTEGER
|
---|
| 36 | PARAMETER C_BASEADDR = 0xffffffff, DT = std_logic_vector, MIN_SIZE = 0x100, PAIR = C_HIGHADDR, ADDRESS = BASE, BUS = S_AXI
|
---|
| 37 | PARAMETER C_HIGHADDR = 0x00000000, DT = std_logic_vector, PAIR = C_BASEADDR, ADDRESS = HIGH, BUS = S_AXI
|
---|
| 38 | PARAMETER C_FAMILY = virtex6, DT = STRING
|
---|
| 39 | PARAMETER C_NUM_REG = 1, DT = INTEGER
|
---|
| 40 | PARAMETER C_NUM_MEM = 1, DT = INTEGER
|
---|
| 41 | PARAMETER C_SLV_AWIDTH = 32, DT = INTEGER
|
---|
| 42 | PARAMETER C_SLV_DWIDTH = 32, DT = INTEGER
|
---|
| 43 | PARAMETER C_S_AXI_PROTOCOL = AXI4LITE, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, DT = STRING, BUS = S_AXI
|
---|
| 44 |
|
---|
| 45 | ## Ports
|
---|
| 46 | PORT S_AXI_ACLK = "", DIR = I, SIGIS = CLK, BUS = S_AXI
|
---|
| 47 | PORT S_AXI_ARESETN = ARESETN, DIR = I, SIGIS = RST, BUS = S_AXI
|
---|
| 48 | PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 49 | PORT S_AXI_AWVALID = AWVALID, DIR = I, BUS = S_AXI
|
---|
| 50 | PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 51 | PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [((C_S_AXI_DATA_WIDTH/8)-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 52 | PORT S_AXI_WVALID = WVALID, DIR = I, BUS = S_AXI
|
---|
| 53 | PORT S_AXI_BREADY = BREADY, DIR = I, BUS = S_AXI
|
---|
| 54 | PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [(C_S_AXI_ADDR_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 55 | PORT S_AXI_ARVALID = ARVALID, DIR = I, BUS = S_AXI
|
---|
| 56 | PORT S_AXI_RREADY = RREADY, DIR = I, BUS = S_AXI
|
---|
| 57 | PORT S_AXI_ARREADY = ARREADY, DIR = O, BUS = S_AXI
|
---|
| 58 | PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [(C_S_AXI_DATA_WIDTH-1):0], ENDIAN = LITTLE, BUS = S_AXI
|
---|
| 59 | PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [1:0], BUS = S_AXI
|
---|
| 60 | PORT S_AXI_RVALID = RVALID, DIR = O, BUS = S_AXI
|
---|
| 61 | PORT S_AXI_WREADY = WREADY, DIR = O, BUS = S_AXI
|
---|
| 62 | PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [1:0], BUS = S_AXI
|
---|
| 63 | PORT S_AXI_BVALID = BVALID, DIR = O, BUS = S_AXI
|
---|
| 64 | PORT S_AXI_AWREADY = AWREADY, DIR = O, BUS = S_AXI
|
---|
| 65 |
|
---|
| 66 | PORT at_boot_clk_in = "", DIR = I, IO_IF=at_boot_config, IO_IS=at_boot_clk
|
---|
| 67 | PORT at_boot_clk_in_valid = "", DIR = I, IO_IF=at_boot_config, IO_IS=at_boot_clk_vin
|
---|
| 68 | PORT at_boot_config_sw = "", DIR = I, VEC = [2:0], IO_IF=at_boot_config, IO_IS=config_sw
|
---|
| 69 | PORT at_boot_clkbuf_clocks_invalid = "", DIR = O, IO_IF=at_boot_config, IO_IS=clocks_invalid
|
---|
| 70 |
|
---|
[4296] | 71 | PORT uart_tx = "", DIR = O, IO_IF=UART, IO_IS=uart_tx
|
---|
| 72 |
|
---|
| 73 | PORT iic_eeprom_scl_I = "", DIR =I, IO_IF=IIC, IO_IS=iic_eeprom_scl_I
|
---|
| 74 | PORT iic_eeprom_scl_T = "", DIR = O, IO_IF=IIC, IO_IS=iic_eeprom_scl_T
|
---|
| 75 | PORT iic_eeprom_scl_O = "", DIR = O, IO_IF=IIC, IO_IS=iic_eeprom_scl_O
|
---|
| 76 |
|
---|
| 77 | PORT iic_eeprom_sda_I = "", DIR =I, IO_IF=IIC, IO_IS=iic_eeprom_sda_I
|
---|
| 78 | PORT iic_eeprom_sda_T = "", DIR = O, IO_IF=IIC, IO_IS=iic_eeprom_sda_T
|
---|
| 79 | PORT iic_eeprom_sda_O = "", DIR = O, IO_IF=IIC, IO_IS=iic_eeprom_sda_O
|
---|
| 80 |
|
---|
[4287] | 81 | PORT samp_spi_sclk = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=sclk
|
---|
| 82 | PORT samp_spi_mosi = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=mosi
|
---|
| 83 | PORT samp_spi_miso = "", DIR = I, IO_IF=clk_buffer_SPI, IO_IS=miso
|
---|
| 84 | PORT samp_spi_cs_n = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=csn
|
---|
| 85 | PORT samp_func = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=func
|
---|
| 86 |
|
---|
| 87 | PORT rfref_spi_sclk = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=sclk
|
---|
| 88 | PORT rfref_spi_mosi = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=mosi
|
---|
| 89 | PORT rfref_spi_miso = "", DIR = I, IO_IF=clk_buffer_SPI, IO_IS=miso
|
---|
| 90 | PORT rfref_spi_cs_n = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=csn
|
---|
| 91 | PORT rfref_func = "", DIR = O, IO_IF=clk_buffer_SPI, IO_IS=func
|
---|
| 92 |
|
---|
| 93 | PORT cm_spi_sclk = "", DIR = O, IO_IF=clk_mod_IO, IO_IS=sclk
|
---|
| 94 | PORT cm_spi_mosi = "", DIR = O, IO_IF=clk_mod_IO, IO_IS=mosi
|
---|
| 95 | PORT cm_spi_miso = "", DIR = I, IO_IF=clk_mod_IO, IO_IS=miso
|
---|
| 96 | PORT cm_spi_cs_n = "", DIR = O, IO_IF=clk_mod_IO, IO_IS=csn
|
---|
| 97 | PORT cm_pll_status = "", DIR = I, IO_IF=clk_mod_IO, IO_IS=pll_status
|
---|
| 98 |
|
---|
[4296] | 99 | PORT pll_refclk = "", DIR = I, IO_IF=clk_mod_IO, IO_IS=pll_refclk
|
---|
[4287] | 100 |
|
---|
| 101 | PORT usr_reset0 = "", DIR = O, IO_IF=usr_gpio, IO_IS=usr_reset0
|
---|
| 102 | PORT usr_reset1 = "", DIR = O, IO_IF=usr_gpio, IO_IS=usr_reset1
|
---|
| 103 | PORT usr_reset2 = "", DIR = O, IO_IF=usr_gpio, IO_IS=usr_reset2
|
---|
| 104 | PORT usr_reset3 = "", DIR = O, IO_IF=usr_gpio, IO_IS=usr_reset3
|
---|
| 105 |
|
---|
| 106 | PORT usr_status = "", DIR = I, VEC = [31:0], IO_IF=usr_gpio, IO_IS=usr_status
|
---|
| 107 |
|
---|
| 108 | END
|
---|