| 28 | |
| 29 | <TR> |
| 30 | <TD COLSPAN=2> |
| 31 | |
| 32 | <div align="left"> |
| 33 | <font face="Lucida Grande,Geneva,Arial,Helvetica,Swiss,SunSans-Regular"><BR> |
| 34 | Thank you for your interest in the WARP Workshops at University of Oulu. This page will provide you with information about the location of the workshop and workshop content.<BR> |
| 35 | |
| 36 | </TD> |
| 37 | </TR> |
| 38 | |
| 39 | |
| 40 | |
| 41 | <br><br> |
| 42 | |
| 43 | <TR VALIGN=TOP> |
| 44 | <TD WIDTH=60%> |
| 45 | <div align="left"> |
| 46 | <FONT FACE="Lucida Grande,Geneva,Arial,Helvetica,Swiss,SunSans-Regular"> |
| 47 | <B><U>Workshop Description</B></U><BR> |
| 48 | <BR><p>The Rice University WARP Workshop introduces attendees to the Rice |
| 49 | WARP development platform, including the hardware and software tools used |
| 50 | to develop and implement designs in WARP. Attendees will learn the |
| 51 | complete WARP design flow, from specification of initial design parameters |
| 52 | through implementation of designs on WARP hardware.</p><br> |
| 53 | <b><a href="/trac/wiki/Workshops/Rice_2007March"> Workshop Materials</b></a><p> |
| 54 | |
| 55 | |
| 56 | <b>Course Outline<br><br> |
| 57 | |
| 58 | DAY 1</b> - 9am-4pm<br><br> |
| 59 | |
| 60 | <li><b>Overview : WARP Hardware and Design Environment</b> |
| 61 | <br><p>Attendees will learn about the hardware-level capabilities of WARP and the system-level design flow. A brief presentation will be followed by a lab exercise |
| 62 | where attendees will use the design tools to implement a simple hardware co-processor on the FPGA. |
| 63 | </p> |
| 64 | <li><b>Implementation of Physical Layer Protocols</b> |
| 65 | <br>Classical physical layer algorithms such as orthogonal frequency division multiplexing (OFDM) will be presented in the context of physical layer design for WARP. |
| 66 | Following the presentation, attendees will use the design tools learned in the previous exercise to generate base-band waveforms on the FPGA and upconvert them to |
| 67 | RF using the WARP radio boards. |
| 68 | |
| 69 | |
| 70 | |
| 71 | <br><br><B>DAY 2</B> - 9am-4pm<P> |
| 72 | |
| 73 | <li><b>Implementation of Network Protocols</b> |
| 74 | <br><p>Networking protocols will be discussed in the context of design realization and at-scale experimentation on WARP. Specifically, the medium access control (MAC) layer will be the focus. Using WARP's medium access framework, attendees will implement a simplified ALOHA protocol and demonstrate its capabilities with real-world traffic from a PC. |
| 75 | <p><b>Helpful Material:</b> <a href="http://en.wikipedia.org/wiki/Medium_access_control">Medium Access Overview</a> and knowledge of C programming. |
| 76 | </li> |
| 77 | |
| 78 | |
| 79 | <br><br><p>Attendees will utilize MATLAB, Simulink, and Xilinx Platform Studio throughout |
| 80 | this two-day workshop. Familiarity with Xilinx development tools, specifically |
| 81 | Xilinx Platform Studio, is helpful but not required. Familiarity with MATLAB |
| 82 | is required. Development stations, including all required computer hardware |
| 83 | and software, will be provided.</p> |
| 84 | <p>Additional tutorials and references can be found at:<br> |
| 85 | <ul> |
| 86 | <li><a href="http://www.xilinx.com/univ">http://www.xilinx.com/univ</a>, See Teaching Materials; requires free registration</li> |
| 87 | <li><a href="http://cmclab.rice.edu/workshops/">http://cmclab.rice.edu/workshops/</a></li> |
| 88 | <li><a href="http://cmclab.rice.edu/433/slides/">http://cmclab.rice.edu/433/slides/</a></li> |
| 89 | </ul> |
| 90 | </p> |
| 91 | |
| 92 | |