WARP Project Forums - Wireless Open-Access Research Platform

You are not logged in.

#1 2016-Jan-11 01:47:12

whardj
Member
Registered: 2015-Aug-27
Posts: 3

Distributed Clock

Dear WARP Support,

We are thinking to implement distributed clock (e.g., buying PTP 1588 IP core for Virtex-6) on the WARP v3 hardware. Would this be possible and if yes would be able to advise on the difficulty or potential problem for it?

Thanks.

Offline

 

#2 2016-Jan-11 01:48:14

whardj
Member
Registered: 2015-Aug-27
Posts: 3

Re: Distributed Clock

Sorry I should make it clear above that I would send the clock information via Ethernet ports. Thanks.

Offline

 

#3 2016-Jan-11 09:56:23

welsh
Administrator
From: Mango Communications
Registered: 2013-May-15
Posts: 612

Re: Distributed Clock

What clock information are you trying to send?

Offline

 

#4 2016-Jan-11 10:12:09

murphpo
Administrator
From: Mango Communications
Registered: 2006-Jul-03
Posts: 5159

Re: Distributed Clock

The WARP v3 hardware uses a Marvell 88e1121R PHY, which does not implement the PHY-specific behaviors of IEEE 1588. I believe the PHY will pass through any IEEE 1588 frames (these are just IP/UDP, right?). This may still be useful for synchronization tasks in the FPGA.

Offline

 

Board footer