Changes between Version 21 and Version 22 of 802.11/ResourceUsage
- Timestamp:
- Apr 29, 2016, 11:04:30 AM (8 years ago)
Legend:
- Unmodified
- Added
- Removed
- Modified
-
802.11/ResourceUsage
v21 v22 13 13 14 14 ||= Resource =||= Used =|| 15 || Slice Registers || 7 5,180 out of 301,440 (24%) ||16 || LUTs || 68,418 out of 150,720 (45%) ||17 || Block RAMs (see note 1) || 2 41 of 416 (59%) ||18 || DSP48 (multipliers) || 1 55 of 768 (20%) ||15 || Slice Registers || 77,280 out of 301,440 (25%) || 16 || LUTs || 70,086 out of 150,720 (46%) || 17 || Block RAMs (see note 1) || 258 of 416 (62%) || 18 || DSP48 (multipliers) || 170 of 768 (22%) || 19 19 || MMCM_ADV || 3 of 12 (25%) || 20 20 || Ethernet MAC || 2 of 4 (50%) || 21 || IOBs (see note 2) || 35 2of 600 (58%) ||21 || IOBs (see note 2) || 354 of 600 (58%) || 22 22 23 23 * '''Note 1''': the ISE MAP reports utilization of RAMB36E1 and RAMB18E1 separately, even though these represent overlapping resources in the FPGA (each RAMB36E1 can be used as 2 RAMB18E1). The block RAM usage above lists the total number of RAMB36E1 primitives in the FPGA and {{{num(RAMB36E1) + ceil(num(RAMB18E1)/2)}}} as the number used. See the MAP report below for more details. … … 36 36 Design Information 37 37 ------------------ 38 Command Line : map -mt 4 -o system_map.ncd -w -pr b -ol high -t 7 -register_duplication on -timing -detail system.ngd 38 Command Line : map -mt 4 -o system_map.ncd -w -pr b -ol high -t 13 -register_duplication on -timing -detail system.ngd 39 39 40 system.pcf 40 41 Target Device : xc6vlx240t … … 42 43 Target Speed : -2 43 44 Mapper Version : virtex6 -- $Revision: 1.55 $ 44 Mapped Date : Wed Dec 09 11:59:51 201545 Mapped Date : Sun Mar 06 16:30:27 2016 45 46 46 47 Design Summary 47 48 -------------- 48 49 Number of errors: 0 49 Number of warnings: 3 5350 Number of warnings: 344 50 51 Slice Logic Utilization: 51 Number of Slice Registers: 7 5,180 out of 301,440 24%52 Number used as Flip Flops: 7 5,00352 Number of Slice Registers: 77,280 out of 301,440 25% 53 Number used as Flip Flops: 77,112 53 54 Number used as Latches: 4 54 55 Number used as Latch-thrus: 0 55 Number used as AND/OR logics: 1 7356 Number of Slice LUTs: 68,418 out of 150,720 45%57 Number used as logic: 5 6,953 out of 150,720 37%58 Number using O6 output only: 43, 60959 Number using O5 output only: 1,46 960 Number using O5 and O6: 1 1,87556 Number used as AND/OR logics: 164 57 Number of Slice LUTs: 70,086 out of 150,720 46% 58 Number used as logic: 57,505 out of 150,720 38% 59 Number using O6 output only: 43,946 60 Number using O5 output only: 1,464 61 Number using O5 and O6: 12,095 61 62 Number used as ROM: 0 62 Number used as Memory: 7, 463out of 58,400 12%63 Number used as Dual Port RAM: 2,52 663 Number used as Memory: 7,590 out of 58,400 12% 64 Number used as Dual Port RAM: 2,522 64 65 Number using O6 output only: 1,546 65 Number using O5 output only: 2 966 Number using O5 and O6: 9 5166 Number using O5 output only: 27 67 Number using O5 and O6: 949 67 68 Number used as Single Port RAM: 31 68 69 Number using O6 output only: 19 69 70 Number using O5 output only: 0 70 71 Number using O5 and O6: 12 71 Number used as Shift Register: 4,90672 Number using O6 output only: 4,7 0672 Number used as Shift Register: 5,037 73 Number using O6 output only: 4,776 73 74 Number using O5 output only: 17 74 Number using O5 and O6: 18375 Number used exclusively as route-thrus: 4, 00276 Number with same-slice register load: 3,22877 Number with same-slice carry load: 29278 Number with other load: 4 8275 Number using O5 and O6: 244 76 Number used exclusively as route-thrus: 4,991 77 Number with same-slice register load: 4,210 78 Number with same-slice carry load: 316 79 Number with other load: 465 79 80 80 81 Slice Logic Distribution: 81 Number of occupied Slices: 28, 065 out of 37,680 74%82 Number of LUT Flip Flop pairs used: 8 8,38983 Number with an unused Flip Flop: 22, 102 out of 88,38925%84 Number with an unused LUT: 19, 971 out of 88,389 22%85 Number of fully used LUT-FF pairs: 4 6,316 out of 88,389 52%86 Number of unique control sets: 2,85 882 Number of occupied Slices: 28,289 out of 37,680 75% 83 Number of LUT Flip Flop pairs used: 89,396 84 Number with an unused Flip Flop: 22,638 out of 89,396 25% 85 Number with an unused LUT: 19,310 out of 89,396 21% 86 Number of fully used LUT-FF pairs: 47,448 out of 89,396 53% 87 Number of unique control sets: 2,850 87 88 Number of slice register sites lost 88 to control set restrictions: 10, 800out of 301,440 3%89 to control set restrictions: 10,633 out of 301,440 3% 89 90 90 91 A LUT Flip Flop pair for this architecture represents one LUT paired with … … 97 98 98 99 IO Utilization: 99 Number of bonded IOBs: 35 2 out of 600 58%100 Number of LOCed IOBs: 35 2 out of 352100%101 IOB Flip Flops: 1 67100 Number of bonded IOBs: 354 out of 600 59% 101 Number of LOCed IOBs: 354 out of 354 100% 102 IOB Flip Flops: 116 102 103 IOB Master Pads: 10 103 104 IOB Slave Pads: 10 104 105 105 106 Specific Feature Utilization: 106 Number of RAMB36E1/FIFO36E1s: 2 21 out of 416 53%107 Number using RAMB36E1 only: 2 21107 Number of RAMB36E1/FIFO36E1s: 240 out of 416 57% 108 Number using RAMB36E1 only: 240 108 109 Number using FIFO36E1 only: 0 109 Number of RAMB18E1/FIFO18E1s: 41out of 832 4%110 Number using RAMB18E1 only: 41110 Number of RAMB18E1/FIFO18E1s: 35 out of 832 4% 111 Number using RAMB18E1 only: 35 111 112 Number using FIFO18E1 only: 0 112 Number of BUFG/BUFGCTRLs: 11 out of 32 34%113 Number used as BUFGs: 11113 Number of BUFG/BUFGCTRLs: 9 out of 32 28% 114 Number used as BUFGs: 9 114 115 Number used as BUFGCTRLs: 0 115 Number of ILOGICE1/ISERDESE1s: 1 31 out of 720 18%116 Number used as ILOGICE1s: 66116 Number of ILOGICE1/ISERDESE1s: 108 out of 720 15% 117 Number used as ILOGICE1s: 43 117 118 Number used as ISERDESE1s: 65 118 Number of OLOGICE1/OSERDESE1s: 2 24 out of 720 31%119 Number used as OLOGICE1s: 99119 Number of OLOGICE1/OSERDESE1s: 200 out of 720 27% 120 Number used as OLOGICE1s: 75 120 121 Number used as OSERDESE1s: 125 121 122 Number of BSCANs: 2 out of 4 50% 122 123 Number of BUFHCEs: 0 out of 144 0% 123 Number of BUFIODQSs: 1 2 out of 72 16%124 Number of BUFIODQSs: 10 out of 72 13% 124 125 Number of BUFRs: 5 out of 36 13% 125 126 Number of LOCed BUFRs: 2 out of 5 40% 126 127 Number of CAPTUREs: 0 out of 1 0% 127 Number of DSP48E1s: 1 55 out of 768 20%128 Number of DSP48E1s: 170 out of 768 22% 128 129 Number of EFUSE_USRs: 0 out of 1 0% 129 130 Number of FRAME_ECCs: 0 out of 1 0% … … 141 142 142 143 Number of RPM macros: 15 143 144 Average Fanout of Non-Clock Nets: 3.61 144 Average Fanout of Non-Clock Nets: 3.58 145 145 }}} 146 146
