Changes between Version 10 and Version 11 of HardwareUsersGuides/WARPv3/EEPROM


Ignore:
Timestamp:
Sep 17, 2014, 10:30:09 AM (7 years ago)
Author:
welsh
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • HardwareUsersGuides/WARPv3/EEPROM

    v10 v11  
    22== WARP v3 User Guide: EEPROM ==
    33
    4 The WARP v3 board includes a 128 Kbit IIC EEPROM. This device is non-volatile, retaining its data indefinitely even when power is removed. The FPGA must act as the IIC master to read and write data in the EEPROM. For details of the EEPROM IIC requirements and other specs, refer to the device datasheet ([http://www.micron.com/~/media/Documents/Products/Data%20Sheet/NOR%20Flash/5975M25P128.pdf Numonyx M25P128]).
     4The WARP v3 board includes a 128 Kbit IIC EEPROM. This device is non-volatile, retaining its data indefinitely even when power is removed. The FPGA must act as the IIC master to read and write data in the EEPROM. For details of the EEPROM IIC requirements and other specs, refer to the device datasheet ([http://ww1.microchip.com/downloads/en/DeviceDoc/21191s.pdf Microchip 24AA128]).
    55
    66The write protect pin on the EEPROM is disabled. As a result the full EEPROM is readable and writable from user applications.