Changes between Version 4 and Version 5 of WARPLab/HardwareConfiguration/WARPv3


Ignore:
Timestamp:
Sep 14, 2015, 10:56:11 AM (9 years ago)
Author:
welsh
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • WARPLab/HardwareConfiguration/WARPv3

    v4 v5  
    3434  * The Trigger output and Trigger input pins above are used with the [wiki:WARPLab/Reference/TriggerManager Trigger Manager]
    3535  * The  [wiki:HardwareUsersGuides/CM-PLL CM-PLL Clock Module] shares FPGA I/O between boards as well as a clock reference. This allows easy node synchronization with a single cable. In WARPLab 7.5, the 4 trigger outputs are duplicated and sent to both the CM-PLL board as well as the debug header. The 4 trigger inputs are digitally ORed from pins connecting both the CM-PLL board as well as the debug header.
     36  * For WARPLab 7.6.0 and above, the trigger input / output IDs from the trigger manager are as follows:
     37  {{{
     38  Trigger Output D0  == EXT_OUT_P0
     39  Trigger Output D1  == EXT_OUT_P1
     40  Trigger Output D2  == EXT_OUT_P2
     41  Trigger Output D3  == EXT_OUT_P3
     42  Trigger Input  D0  == EXT_IN_P0
     43  Trigger Input  D1  == EXT_IN_P1
     44  Trigger Input  D2  == EXT_IN_P2
     45  Trigger Input  D3  == EXT_IN_P3
     46  }}}
    3647
    3748
     
    5364'''[wiki:HardwareUsersGuides/CM-PLL CM-PLL Clock Module:] '''
    5465
    55 The CM-MMCX is capable of sourcing and/or sinking a clock referenced used to discipline a PLL on each node. This clock module can be used in a daisy chain configuration, where a single primary node shares its clock reference with a chain of secondary nodes that adopt and forward the clock reference. The role of each node is configured via the 6-position SIP switch on the CM-PLL, according to the figure below.
     66The CM-PLL is capable of sourcing and/or sinking a clock referenced used to discipline a PLL on each node. This clock module can be used in a daisy chain configuration, where a single primary node shares its clock reference with a chain of secondary nodes that adopt and forward the clock reference. The role of each node is configured via the 6-position SIP switch on the CM-PLL, according to the figure below.
     67
     68  * The CM-PLL also carries the four trigger inputs and four trigger outputs between nodes.  The trigger inputs are ORed with the trigger inputs from the debug header.  The trigger outputs are replicated versions of the debug header trigger outputs.[[BR]]
     69    [[Image(wiki:GettingStarted/files:important.png,nolink,valign=middle)]] In WARPLab 7.5.x, there is a bug in the mapping of trigger outputs in the CM-PLL connection: EXT_OUT_P0 is swapped with EXT_OUT_P2.  See [http://warpproject.org/forums/viewtopic.php?pid=13893#p13893 this forum post] for more information.
    5670
    5771  * Detailed information on the WARP v3 Clocking configuration can be found [wiki:HardwareUsersGuides/WARPv3/Clocking here].