CM-PLL Clock Module User Guide

The CM-PLL is a clock module for WARP v3 which generates a low-noise 80MHz clock synchronized to an off-board reference. The reference clock can be derived from the WARP v3 main oscillator, from external equipment connected to the board's MMCX jack or from another CM-PLL via the external board-to-board header. A block diagram of the CM-PLL circuits is shown below.

The CM-PLL clock module is available from Mango Communications.

The CM-PLL board is sensitive to electrostatic discharge (ESD). You must take ESD precautions when handling the hardware. Always ensure you are grounded before touching the board. Damage due to ESD is not covered by warranty.
Last modified 9 years ago Last modified on Feb 5, 2015, 3:20:10 PM