802.11 Reference Design
- Download
- Changelog
- FAQ
- Architecture
Using the Design
Benchmarks
- IFS Calibration
- Throughput
- Transmitter Characterization
- Receiver Characterization
- Pkt. Det. Min. Power Characterization
MAC
Upper-level
Lower-level
- PHY
Experiments Framework
- Packet Flow
- FPGA Architecture
- FPGA Resource Usage
- App Notes
- Other Resources
- License
- Changelog
802.11 Reference Design: Frame Tx - Hardware
When the lower level MAC software is ready to submit a frame for wireless transmission it passes control to the wlan_mac_dcf_hw core in the FPGA. This core implements a state machine which adheres to the channel access timing requirements in the 802.11 DCF. The core will transmit the frame as soon as the DCF protocol allows and will return the result of the transmission to the MAC software.
Last modified 11 years ago
Last modified on Nov 25, 2013, 12:22:37 PM