| Version 2 (modified by chunter, 10 years ago) (diff) |
|---|
802.11 Reference Design
- Download
- Changelog
- FAQ
- Architecture
Using the Design
Benchmarks
- IFS Calibration
- Throughput
- Transmitter Characterization
- Receiver Characterization
- Pkt. Det. Min. Power Characterization
MAC
Upper-level
Lower-level
- PHY
Experiments Framework
- Packet Flow
- FPGA Architecture
- FPGA Resource Usage
- App Notes
- Other Resources
- License
- Changelog
802.11 Reference Design: Frame Tx - Software
Every packet provided by the upper level MAC for transmission initiates a new software Tx process in the lower level MAC. This process is illustrated and described below.
This process relies on other processes in the lower-level MAC:
- Frame Tx Hw: see Tx - Hardware
- Frame Rx: see Rx
